


## 2A, 18V, 500kHz, ACOT™ Step-Down Converter

### General Description

The RT6232A/B is a high-efficiency, monolithic synchronous step-down DC/DC converter that can deliver up to 2A output current from a 4.5V to 18V input supply. The RT6232A/B adopts ACOT architecture to allow the transient response to be improved and keep in constant frequency. Cycle-by-cycle current limit provides protection against shorted outputs and soft-start eliminates input current surge during start-up. Fault conditions also include output under voltage protection, output over current protection, and thermal shutdown.

### Ordering Information



Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

### Features


- Integrated 210mΩ/120mΩ MOSFETs
- 4.5V to 18V Supply Voltage Range
- 500kHz Switching Frequency
- ACOT Control
- 0.8V ±1.5% Voltage Reference
- Adjustable Soft-Start
- Power Good Indicator
- Monotonic Start-Up into Pre-biased Outputs
- Input Under-Voltage Lockout
- Over-Current Protection and Hiccup

### Applications

- Set-Top Boxes
- Portable TVs
- Access Point Routers
- DSL Modems
- LCD TVs


### Marking Information

RT6232AHGQW




0V : Product Code  
W : Date Code

RT6232BHGQW




0U : Product Code  
W : Date Code

### Simplified Application Circuit




## Pin Configurations



## Functional Pin Description

Pin No.	Pin Name	Pin Function
1	BOOT	Bootstrap Supply for High-Side Gate Driver. Connect a 100nF or greater capacitor from LX to BOOT to power the high-side switch.
2, 9 (Exposed Pad)	GND	System Ground. Provides the ground return path for the control circuitry and low-side power MOSFET.
3	LX	Switch Node. LX is the switching node that supplies power to the output and connect the output LC filter from LX to the output load.
4	VIN	Power Input. Supplies the power switches of the device.
5	FB	Feedback Voltage Input. This pin is used to set the desired output voltage via an external resistive divider. The feedback voltage is 0.8V typically.
6	EN	Enable Control Input. Floating this pin or connecting this pin to GND can disable the device and connecting this pin to logic high can enable the device.
7	PGOOD	Power Good Indicator Output. This pin is an open-drain logic output that is pulled to ground when the output voltage is lower or higher than its specified threshold under the conditions of OVP, OTP, dropout, EN shutdown, or during slow start.
8	SS	Soft-Start Control Input. Connect a capacitor from SS to GND to set the soft-start period.

## Function Block Diagram



## Operation

The RT6232A/B is a synchronous step-down converter with advanced constant on-time control mode. Using the ACOT™ control mode can reduce the output capacitance and provide fast transient response. It can minimize the component size without additional external compensation network.

## Current Protection

The inductor current is monitored via the internal switches cycle-by-cycle. Once the output voltage drops under UV threshold, the RT6232A/B will enter hiccup mode.

## UVLO Protection

To protect the chip from operating at insufficient supply voltage, the UVLO is needed. When the input voltage of VIN is lower than the UVLO falling threshold voltage, the device will be lockout.

## Thermal Shutdown

When the junction temperature exceeds the OTP threshold value, the IC will shut down the switching operation. Once the junction temperature cools down and is lower than the OTP lower threshold, the converter will autocratically resume switching.

## Absolute Maximum Ratings (Note 1)

- Supply Input Voltage ----- -0.3V to 20V
- Switch Node Voltage, LX ----- -0.3V to ( $V_{IN} + 0.3V$ )
- BOOT Pin Voltage ----- ( $V_{LX} - 0.3V$ ) to ( $V_{IN} + 6.3V$ )
- Other Pins ----- -0.3V to 6V
- Power Dissipation,  $P_D$  @  $T_A = 25^\circ C$   
 WDFN-8L 2x3 ----- 1.667W
- Package Thermal Resistance (Note 2)  
 WDFN-8L 2x3,  $\theta_{JA}$  -----  $60^\circ C/W$   
 WDFN-8L 2x3,  $\theta_{JC}$  -----  $8^\circ C/W$
- Lead Temperature (Soldering, 10 sec.) -----  $260^\circ C$
- Junction Temperature -----  $150^\circ C$
- Storage Temperature Range -----  $-65^\circ C$  to  $150^\circ C$
- ESD Susceptibility (Note 3)  
 HBM (Human Body Model) ----- 2kV

## Recommended Operating Conditions (Note 4)

- Supply Input Voltage ----- 4.5V to 18V
- Ambient Temperature Range -----  $-40^\circ C$  to  $85^\circ C$
- Junction Temperature Range -----  $-40^\circ C$  to  $125^\circ C$

## Electrical Characteristics

( $V_{IN} = 12V$ ,  $T_A = 25^\circ C$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Supply Voltage</b>						
VIN Supply Input Operating Voltage	$V_{IN}$		4.5	--	18	V
Under-Voltage Lockout Threshold	$V_{UVLO}$		3.6	3.9	4.2	
Under-Voltage Lockout Threshold Hysteresis	$\Delta V_{UVLO}$		--	340	--	mV
Shutdown Current	$I_{SHDN}$	$V_{EN} = 0V$	--	--	5	$\mu A$
Quiescent Current	$I_Q$	$V_{EN} = 2V$ , $V_{FB} = 0.85V$	--	0.5	--	mA
<b>Soft-Start</b>						
Soft-Start Charge Current	$I_{SS}$		--	1	--	$\mu A$
<b>Enable Voltage</b>						
EN Voltage Threshold		$V_{EN}$ Rising	1.3	1.5	1.7	V
		$V_{EN}$ Falling	1.08	1.28	1.48	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Feedback Voltage</b>						
Feedback Voltage Threshold	V <sub>FB_TH</sub>	4.5V ≤ V <sub>IN</sub> ≤ 18V	0.788	0.8	0.812	V
<b>Internal MOSFET</b>						
High-Side On-Resistance	R <sub>DS(ON)_H</sub>	V <sub>BOOT</sub> - V <sub>LX</sub> = 4.8V	--	210	--	mΩ
Low-Side On-Resistance	R <sub>DS(ON)_L</sub>		--	120	--	
<b>Current Limit</b>						
High-Side Switch Current Limit	I <sub>LIM_H</sub>		--	5.8	--	A
Low-Side Switch Valley Current Limit	I <sub>LIM_L</sub>		2.6	3.3	--	
<b>Switching Frequency</b>						
Switching Frequency	f <sub>OSC</sub>		400	500	--	kHz
<b>On-Time Timer Control</b>						
Maximum Duty Cycle	D <sub>MAX</sub>		--	86	--	%
Minimum On Time	t <sub>ON(MIN)</sub>		--	60	--	nS
Minimum Off Time	t <sub>OFF(MIN)</sub>		--	240	--	
<b>Power Good</b>						
PGOOD Threshold	V <sub>PGOOD</sub>	FB Rising	--	90	--	%
		FB Falling	--	85	--	
<b>Output Under Voltage And Over Voltage Protections</b>						
OVP Trip Threshold		OVP Detect	--	125	--	%
OVP Propagation Delay			--	10	--	μS
UVP Trip Threshold		UVP Detect	45	50	55	%
		Hysteresis	--	10	--	
UVP Propagation Delay			--	5	--	μS
<b>Thermal Shutdown</b>						
Thermal Shutdown Threshold	T <sub>SD</sub>		--	150	--	°C
Thermal Shutdown Hysteresis	ΔT <sub>SD</sub>		--	20	--	


**Note 1.** Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.** θ<sub>JA</sub> is measured at T<sub>A</sub> = 25°C on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ<sub>JC</sub> is measured at the exposed pad of the package.

**Note 3.** Devices are ESD sensitive. Handling precaution recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.







## Typical Application Circuit




**Table 1. Recommended Components Selection**

V <sub>OUT</sub> (V)	R <sub>1</sub> (kΩ)	R <sub>2</sub> (kΩ)	C <sub>FF</sub> (pF)	L (μH)	C <sub>OUT</sub> (μF)
5.0	126	24	10 to 22	4.7	22
3.3	75	24	10 to 22	3.6	22
2.5	51	24	10 to 22	3.6	22
1.8	30	24	10 to 22	2.2	22
1.5	21	24	--	2.2	22
1.2	12	24	--	2.2	22
1.0	6	24	--	2.2	22


**Typical Operating Characteristics**




**Switching Frequency vs. Output Current**




**Switching Frequency vs. Temperature**




**Feedback Voltage vs. Input Voltage**




**Feedback Voltage vs. Temperature**



**Inductor Valley Current Limit vs. Input Voltage**




**Inductor Valley Current Limit vs. Temperature**







**Shutdown Current vs. Input Voltage**




**Shutdown Current vs. Temperature**




**Quiescent Current vs. Input Voltage**




**Quiescent Current vs. Temperature**




**Input UVLO vs. Temperature**




**EN Threshold vs. Temperature**




Load Transient Response




Load Transient Response




Voltage Ripple




Voltage Ripple




Power On from Input Voltage




Power Off from Input Voltage



**Power On from EN Voltage**



**Power Off from EN Voltage**



## Application Information

### Inductor Selection

Selecting an inductor involves specifying its inductance and also its required peak current. The exact inductor value is generally flexible and is ultimately chosen to obtain the best mix of cost, physical size, and circuit efficiency. Lower inductor values benefit from reduced size and cost and they can improve the circuit's transient response, but they increase the inductor ripple current and output voltage ripple and reduce the efficiency due to the resulting higher peak currents. Conversely, higher inductor values increase efficiency, but the inductor will either be physically larger or have higher resistance since more turns of wire are required and transient response will be slower since more time is required to change current (up or down) in the inductor. A good compromise between size, efficiency, and transient response is to use a ripple current ( $\Delta I_L$ ) about 20% to 50% of the desired full output load current. Calculate the approximate inductor value by selecting the input and output voltages, the switching frequency ( $f_{SW}$ ), the maximum output current ( $I_{OUT(MAX)}$ ) and estimating a  $\Delta I_L$  as some percentage of that current.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_L}$$

Once an inductor value is chosen, the ripple current ( $\Delta I_L$ ) is calculated to determine the required peak inductor current.

$$\Delta I_L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L} \text{ and } I_{L(PEAK)} = I_{OUT(MAX)} + \frac{\Delta I_L}{2}$$

To guarantee the required output current, the inductor needs a saturation current rating and a thermal rating that exceeds  $I_{L(PEAK)}$ . These are minimum requirements. To maintain control of inductor current in overload and short circuit conditions, some applications may desire current ratings up to the current limit value. However, the IC's output under-voltage shutdown feature make this unnecessary for most applications.

$I_{L(PEAK)}$  should not exceed the minimum value of IC's upper current limit level or the IC may not be able to meet the desired output current. If needed, reduce the

inductor ripple current ( $\Delta I_L$ ) to increase the average inductor current (and the output current) while ensuring that  $I_{L(PEAK)}$  does not exceed the upper current limit level.

For best efficiency, choose an inductor with a low DC resistance that meets the cost and size requirements. For low inductor core losses some type of ferrite core is usually best and a shielded core type, although possibly larger or more expensive, will probably give fewer EMI and other noise problems.

Considering the Typical Operating Circuit for 1.2V output at 2A and an input voltage of 12V, using an inductor ripple of 0.4A (20%), the calculated inductance value is :

$$L = \frac{1.2 \times (12 - 1.2)}{12 \times 500\text{kHz} \times 0.4\text{A}} = 5.4\mu\text{H}$$

The ripple current was selected at 0.4A and, as long as we use the calculated 5.4 $\mu$ H inductance, that should be the actual ripple current amount. The ripple current and required peak current as below :

$$\Delta I_L = \frac{1.2 \times (12 - 1.2)}{12 \times 500\text{kHz} \times 5.4\mu\text{H}} = 0.4\text{A}$$

$$\text{and } I_{L(PEAK)} = 2\text{A} + \frac{0.4\text{A}}{2} = 2.2\text{A}$$

For the 5.4 $\mu$ H value, the inductor's saturation and thermal rating should exceed at least 2.2A. For more conservative, the rating for inductor saturation current must be equal to or greater than switch current limit of the device rather than the inductor peak current.

### Input Capacitor Selection

The input filter capacitors are needed to smooth out the switched current drawn from the input power source and to reduce voltage ripple on the input. The actual capacitance value is less important than the RMS current rating (and voltage rating, of course). The RMS input ripple current ( $I_{RMS}$ ) is a function of the input voltage, output voltage, and load current :

$$I_{RMS} = I_{OUT(MAX)} \times \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

Ceramic capacitors are most often used because of their low cost, small size, high RMS current ratings, and robust surge current capabilities. However, take care when these capacitors are used at the input of circuits supplied by a wall adapter or other supply connected through long, thin wires. Current surges through the inductive wires can induce ringing at the RT6232A/B input which could potentially cause large, damaging voltage spikes at VIN. If this phenomenon is observed, some bulk input capacitance may be required. Ceramic capacitors (to meet the RMS current requirement) can be placed in parallel with other types such as tantalum, electrolytic, or polymer (to reduce ringing and overshoot).

Choose capacitors rated at higher temperatures than required. Several ceramic capacitors may be paralleled to meet the RMS current, size, and height requirements of the application. The typical operating circuit uses two 10µF and one 0.1µF low ESR ceramic capacitors on the input.

**Output Capacitor Selection**

The RT6232A/B are optimized for ceramic output capacitors and best performance will be obtained using them. The total output capacitance value is usually determined by the desired output voltage ripple level and transient response requirements for sag (undershoot on positive load steps) and soar (overshoot on negative load steps).

**Output Ripple**

Output ripple at the switching frequency is caused by the inductor current ripple and its effect on the output capacitor's ESR and stored charge. These two ripple components are called ESR ripple and capacitive ripple. Since ceramic capacitors have extremely low ESR and relatively little capacitance, both components are similar in amplitude and both should be considered if ripple is critical.

$$V_{RIPPLE} = V_{RIPPLE(ESR)} + V_{RIPPLE(C)}$$

$$V_{RIPPLE(ESR)} = \Delta I_L \times R_{ESR}$$

$$V_{RIPPLE(C)} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}$$

For the Typical Operating Circuit for 1.2V output and an inductor ripple of 0.4A, with 1 x 22µF output capacitance

each with about 5mΩ ESR including PCB trace resistance, the output voltage ripple components are :

$$V_{RIPPLE(ESR)} = 0.4A \times 5m\Omega = 2mV$$

$$V_{RIPPLE(C)} = \frac{0.4A}{8 \times 22\mu F \times 500kHz} = 4.545mV$$

$$V_{RIPPLE} = 2mV + 4.545mV = 6.545mV$$

**Output Transient Undershoot and Overshoot**

In addition to voltage ripple at the switching frequency, the output capacitor and its ESR also affect the voltage sag (undershoot) and soar (overshoot) when the load steps up and down abruptly. The ACOT transient response is very quick and output transients are usually small.

However, the combination of small ceramic output capacitors (with little capacitance), low output voltages (with little stored charge in the output capacitors), and low duty cycle applications (which require high inductance to get reasonable ripple currents with high input voltages) increases the size of voltage variations in response to very quick load changes.

But some modern digital loads can exhibit nearly instantaneous load changes and the following section shows how to calculate the worst-case voltage swings in response to very fast load steps.

The output voltage transient undershoot and overshoot each have two components : the voltage steps caused by the output capacitor's ESR, and the voltage sag and soar due to the finite output capacitance and the inductor current slew rate. Use the following formulas to check if the ESR is low enough (typically not a problem with ceramic capacitors) and the output capacitance is large enough to prevent excessive sag and soar on very fast load step edges, with the chosen inductor value.

The amplitude of the ESR step up or down is a function of the load step and the ESR of the output capacitor :

$$V_{ESR\_STEP} = \Delta I_{OUT} \times R_{ESR}$$

The amplitude of the capacitive sag is a function of the load step, the output capacitor value, the inductor value, the input-to-output voltage differential, and the maximum duty cycle. The maximum duty cycle during a fast transient is a function of the on-time and the minimum off-time since the ACOT™ control scheme

will ramp the current using on-times spaced apart with minimum off-times, which is as fast as allowed. Calculate the approximate on-time (neglecting parasites) and maximum duty cycle for a given input and output voltage as :

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}} \text{ and } D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF(MIN)}}$$

The actual on-time will be slightly longer as the IC compensates for voltage drops in the circuit, but we can neglect both of these since the on-time increase compensates for the voltage losses. Calculate the output voltage sag as :

$$V_{SAG} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times (V_{IN(MIN)} \times D_{MAX} - V_{OUT})}$$

The amplitude of the capacitive soar is a function of the load step, the output capacitor value, the inductor value and the output voltage :

$$V_{SOAR} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times V_{OUT}}$$

For the Typical Operating Circuit for 1.2V output, the circuit has an inductor 5.4μH and 1 x 22μF output capacitance with 5mΩ ESR each. The ESR step is 2A x 5mΩ = 10mV which is small, as expected. The output voltage sag and soar in response to full 0A-2A-0A instantaneous transients are :

$$t_{ON} = \frac{1.2V}{12V \times 500kHz} = 200ns$$

$$\text{and } D_{MAX} = \frac{200ns}{200ns + 240ns} = 0.455$$

where 240ns is the minimum off time.

$$V_{SAG} = \frac{5.4\mu H \times (2A)^2}{2 \times 22\mu F \times (12V \times 0.455 - 1.2V)} = 115mV$$

$$V_{SOAR} = \frac{5.4\mu H \times (2A)^2}{2 \times 22\mu F \times 1.2V} = 409mV$$

The sag is about 9.58% of the output voltage and the soar is a full 34% of the output voltage. The ESR step is negligible here but it does partially add to the soar, so keep that in mind whenever using higher-ESR output capacitors.

The soar is typically much worse than the sag in high input, low-output step-down converters because the high input voltage demands a large inductor value which stores lots of energy that is all transferred into the output

if the load stops drawing current. Also, for a given inductor, the soar for a low output voltage is a greater voltage change and an even greater percentage of the output voltage.

Any sag is always short-lived, since the circuit quickly sources current to regain regulation in only a few switching cycles. With the RT6232B, any overshoot transient is typically also short-lived since the converter will sink current, reversing the inductor current sharply until the output reaches regulation again. The RT6232A discontinuous operation at light loads prevents sinking current so, for that IC, the output voltage will soar until load current or leakage brings the voltage down to normal.

Most applications never experience instantaneous full load steps and the RT6232A/B high switching frequency and fast transient response can easily control voltage regulation at all times. Also, since the sag and soar both are proportional to the square of the load change, if load steps were reduced to 1A (from the 3A examples preceding) the voltage changes would be reduced by a factor of almost ten. For these reasons sag and soar are seldom an issue except in very low-voltage CPU core or DDR memory supply applications, particularly for devices with high clock frequencies and quick changes into and out of sleep modes. In such applications, simply increasing the amount of ceramic output capacitor (sag and soar are directly proportional to capacitance) or adding extra bulk capacitance can easily eliminate any excessive voltage transients.

In any application with large quick transients, always calculate soar to make sure that over-voltage protection will not be triggered. Under-voltage is not likely since the threshold is very low (50%), that function has a long delay (10μs), and the IC will quickly return the output to regulation. Over-voltage protection has a minimum threshold of 125% and short delay of 10μs and can actually be triggered by incorrect component choices, particularly for the RT6232A which does not sink current.

### Output Capacitors Stability Criteria

The e RT6232A/B's ACOT™ control architecture uses an internal virtual inductor current ramp and other compensation that ensures stability with any

reasonable output capacitor. The internal ramp allows the IC to operate with very low ESR capacitors and the IC is stable with very small capacitances. Therefore, output capacitor selection is nearly always a matter of meeting output voltage ripple and transient response requirements, as discussed in the previous sections. For the sake of the unusual application where ripple voltage is unimportant and there are few transients (perhaps battery charging or LED lighting) the stability criteria are discussed below.

The equations giving the minimum required capacitance for stable operation include a term that depends on the output capacitor's ESR. The higher the ESR, the lower the capacitance can be and still ensure stability. The equations can be greatly simplified if the ESR term is removed by setting ESR to zero. The resulting equation gives the worst-case minimum required capacitance and it is usually sufficiently small that there is usually no need for the more exact equation :

$$C_{OUT} > \frac{3 \times 5.23 \times 10^{-11}}{V_{IN} \times L}$$

The worst-case high capacitance requirement is for low VIN and small inductance, so a 12V to 1.2V converter is used for an example. Using the inductance equation in a previous section to determine the required inductance :

$$L = \frac{1.2 \times (12 - 1.2)}{12 \times 500 \text{kHz} \times 0.4 \text{A}} = 5.4 \mu\text{H}$$

Therefore, the required minimum capacitance for the 12V to 1.2V converter is :

$$C_{OUT} > \frac{3 \times 5.23 \times 10^{-11}}{12 \text{V} \times 5.4 \mu\text{H}}$$

$$C_{OUT} > 2.42 \mu\text{F}$$

Any ESR in the output capacitor lowers the required minimum output capacitance, sometimes considerably. For the rare application where that is needed and useful, the equation including ESR is given here :

$$C_{OUT} \geq \frac{V_{OUT}}{2 \times f_{SW} \times V_{IN} \times (R_{ESR} + 13647 \times L \times V_{OUT})}$$

As can be seen, setting RESR to zero and simplifying the equation yields the previous simpler equation. To allow for the capacitor's temperature and bias voltage coefficients, use at least double the calculated capacitance and use a good quality dielectric such as X5R or X7R with an adequate voltage rating since ceramic capacitors exhibit considerable capacitance reduction as their bias voltage increases.

**Feed-forward Capacitor (Cff)**

The RT6232A/B are optimized for ceramic output capacitors and for low duty cycle applications. However for high-output voltages, with high feedback attenuation, the circuit's response becomes over-damped and transient response can be slowed. In high-output voltage circuits (VOUT > 3.3V) transient response is improved by adding a small "feed-forward" capacitor (Cff) across the upper FB divider resistor (Figure 1), to increase the circuit's Q and reduce damping to speed up the transient response without affecting the steady-state stability of the circuit. Choose a suitable capacitor value that following below step.

- ▶ Get the BW the quickest method to do transient response form no load to full load. Confirm the damping frequency. The damping frequency is BW.




Figure 1. C<sub>ff</sub> Capacitor Setting

► C<sub>ff</sub> can be calculated base on below equation :

$$C_{ff} = \frac{1}{2 \times 3.1412 \times R1 \times BW \times 0.8}$$

**Soft-Start (SS)**

The RT6232A/B soft-start uses an external capacitor at SS to adjust the soft-start timing according to the following equation :

$$t \text{ (ms)} = \frac{C_{SS} \text{ (nF)} \times 0.8V}{I_{SS} \text{ (}\mu\text{A)}}$$

Following below equation to get the minimum capacitance range in order to avoid UV occur.

$$T = \frac{C_{OUT} \times V_{OUT} \times 0.75 \times 1.2}{(I_{LIM} - \text{Load Current}) \times 0.8}$$

$$C_{SS} \geq \frac{T \times 1\mu\text{A}}{V_{REF}}$$

In addition, the chosen C<sub>SS</sub> must follow the ratio criteria of C<sub>BOOT</sub>/C<sub>SS</sub> > 20 and the SS pin cannot be floating.

**Enable Operation (EN)**

For automatic start-up the low-voltage EN pin can be connected to VIN through a 100kΩ resistor. Its large hysteresis band makes EN useful for simple delay and timing circuits. EN can be externally pulled to VIN by adding a resistor-capacitor delay (R<sub>EN</sub> and C<sub>EN</sub> in

Figure 2). Calculate the delay time using EN's internal threshold where switching operation begins (1.5V, typical).

An external MOSFET can be added to implement digital control of EN when no system voltage above 2V is available (Figure 3). In this case, a 100kΩ pull-up resistor, R<sub>EN</sub>, is connected between VIN and the EN pin. MOSFET Q1 will be under logic control to pull down the EN pin. To prevent enabling circuit when VIN is smaller than the V<sub>OUT</sub> target value or some other desired voltage level, a resistive voltage divider can be placed between the input voltage and ground and connected to EN to create an additional input under voltage lockout threshold (Figure 4).




Figure 2. External Timing Control




Figure 3. Digital Enable Control Circuit




Figure 4. Resistor Divider for Lockout Threshold Setting

**Output Voltage Setting**

Set the desired output voltage using a resistive divider from the output to ground with the midpoint connected to FB. The output voltage is set according to the following equation :

$$V_{OUT} = 0.8V \times (1 + R1 / R2)$$






Figure 5. Output Voltage Setting

Place the FB resistors within 5mm of the FB pin. Choose R2 between 10kΩ and 100kΩ to minimize power consumption without excessive noise pick-up and calculate R1 as follows :

$$R1 = \frac{R2 \times (V_{OUT} - V_{REF})}{V_{REF}}$$

For output voltage accuracy, use divider resistors with 1% or better tolerance.

**External BOOT Bootstrap Diode**

When the input voltage is lower than 5.5V it is recommended to add an external bootstrap diode between VIN (or VINR) and the BOOT pin to improve enhancement of the internal MOSFET switch and improve efficiency. The bootstrap diode can be a low cost one such as 1N4148 or BAT54.

**External BOOT Capacitor Series Resistance**

The internal power MOSFET switch gate driver is optimized to turn the switch on fast enough for low power loss and good efficiency, but also slow enough to reduce EMI. Switch turn-on is when most EMI occurs since VLX rises rapidly. During switch turn-off, LX is discharged relatively slowly by the inductor current during the dead time between high-side and low-side switch on-times. In some cases it is desirable to reduce EMI further, at the expense of some additional power dissipation. The switch turn-on can be slowed by placing a small (<47Ω) resistance between BOOT and the external bootstrap capacitor. This will slow the high-side switch turn-on and VLX's rise. To remove the resistor from the capacitor charging path (avoiding poor enhancement due to undercharging the BOOT capacitor), use the external diode shown in Figure 6 to charge the BOOT capacitor and place the resistance between BOOT and the capacitor/diode connection.




Figure 6. External Bootstrap Diode

**Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where TJ(MAX) is the maximum junction temperature, TA is the ambient temperature, and θJA is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θJA, is layout dependent. For WDFN-8L 2x3 package, the thermal resistance, θJA, is 60°C/W on a standard four-layer thermal test board. The maximum power dissipation at TA = 25°C can be calculated by the following formula :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (60^\circ\text{C/W}) = 1.667\text{W for WDFN-8L 2x3 package}$$

The maximum power dissipation depends on the operating ambient temperature for fixed TJ(MAX) and thermal resistance, θJA. The derating curve in Figure 7 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 7. Derating Curve of Maximum Power Dissipation

**Layout Considerations**

Follow the PCB layout guidelines for optimal performance of the device.

- Keep the traces of the main current paths as short

and wide as possible.

- Put the input capacitor as close as possible to VIN and VIN pins.
- LX node is with high frequency voltage swing and should be kept at small area. Keep analog components away from the LX node to prevent stray capacitive noise pickup.
- Connect feedback network behind the output capacitors. Keep the loop area small. Place the feedback components near the device.
- Connect all analog grounds to common node and then connect the common node to the power ground behind the output capacitors.
- An example of PCB layout guide is shown is Figure 8 for reference.





Figure 8. PCB Layout Guide

**Outline Dimension**



**DETAIL A**

Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.200	0.300	0.008	0.012
D	1.900	2.100	0.075	0.083
D2	1.550	1.650	0.061	0.065
E	2.900	3.100	0.114	0.122
E2	1.650	1.750	0.065	0.069
e	0.500		0.020	
L	0.350	0.450	0.014	0.018

**W-Type 8L DFN 2x3 Package**

**Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City  
 Hsinchu, Taiwan, R.O.C.  
 Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.