


Two-Wire, Zero-Speed Differential Gear Tooth Sensor IC

FEATURES AND BENEFITS

- Integrated package solution offers EMI protection, industry-proven IC, and back-bias magnet in a single overmolded, user-friendly package
- Advanced algorithm design provides immunity to signal perturbations from vibration, ferrous debris, target eccentricities, and harsh automotive operating conditions
- Adaptive threshold sensing optimizes output performance on a wide range of target types
- Integrated Scan, Iddq, and Built-In Self-Test capabilities on an automotive-grade semiconductor process provide dependability essential in the safety-conscious automotive market

PACKAGE: 3-pin SIP (suffix SN)




DESCRIPTION

The ATS684LSN is an optimized, industry-proven, Hall-effect integrated circuit (IC), rare-earth pellet, and high-temperature ceramic capacitor in a single overmolded package. The integrated capacitor reduces the need for external EMI protection. The Hall-effect IC is a differential dual element design capable of providing stable, signal perturbation-immune, output performance for speed sensing applications. The back-bias magnet creates a differential magnetic signal in the presence of a rotating ferromagnetic target. This fully integrated solution eliminates the need for additional manufacturing steps throughout the supply chain, simplifying the overall system design.

The single overmold design integrates the key operating components to reduce mechanical tolerances and achieve optimal operating performance every time. Built-in test capability and an automotive-grade semiconductor process ensures the quality and reliability that automotive companies demand. The advanced algorithms and two-wire regulated current output provide an ideal solution for obtaining edge and duty cycle information in gear-tooth-based applications such as transmission speed.

The ATS684 is provided in a lead (Pb) free 3-pin back-biased SIP package (suffix SN) with tin leadframe plating.



Functional Block Diagram

SELECTION GUIDE

Part Number	Packing*
ATS684LSNTN-T	13-in. reel, 800 pieces per reel



*Contact Allegro™ for additional packing options

SPECIFICATIONS


ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V_{CC}		26.5	V
Reverse Supply Voltage	V_{RCC}		-18	V
Operating Ambient Temperature	T_A	Range L, refer to Power Derating Curve	-40 to 150	°C
Maximum Junction Temperature	$T_J(max)$		165	°C
Storage Temperature	T_{stg}		-65 to 170	°C

INTERNAL DISCRETE CAPACITOR RATINGS

Characteristic	Symbol	Notes	Rating	Units
Nominal Capacitance	C_{SUPPLY}	Connected between VCC and GND	10000	pF

PINOUT DIAGRAM AND TERMINAL LIST



Package SN, 3-Pin SIP Pinout Diagram

Terminal List Table

Number	Name	Function
1	VCC	Supply voltage
2	VCC	Supply voltage
3	GND	Ground

OPERATING CHARACTERISTICS: V_{CC} and T_A within specification, unless otherwise noted

Characteristics	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit [2]
ELECTRICAL CHARACTERISTICS						
Supply Voltage [3]	V_{CC}	Operating, $T_J < T_{J(max)}$, required across pin 1 to pin 3	4.0	–	24	V
Undervoltage Lockout	$V_{CC(UV)}$	$V_{CC} 0 \rightarrow 5\text{ V}$ or $5 \rightarrow 0\text{ V}$	–	3.5	3.95	V
Reverse Supply Current [4]	I_{RCC}	$V_{CC} = V_{RCC(MAX)}$	–	–	–10	mA
Supply Zener Clamp Voltage	$V_{ZSUPPLY}$	$I_{CC} = I_{CC(HIGH)} + 3\text{ mA}$, $T_A = 25^\circ\text{C}$	28	–	–	V
Supply Zener Current	$I_{ZSUPPLY}$	$T_A = 25^\circ\text{C}$, $V_{CC} = 28\text{ V}$	–	–	19	mA
Supply Current	$I_{CC(Low)}$	Low-current state	4	6	8	mA
	$I_{CC(High)}$	High-current state	12	14	16	mA
Supply Current Ratio	$I_{CC(High)} / I_{CC(Low)}$	Ratio of high current to low current	1.85	–	3.05	–
POWER-ON STATE CHARACTERISTICS						
Power-On Time [5]	t_{PO}	$V_{CC} > V_{CC(min)}$, $f_{OP} < 100\text{ Hz}$	–	1	2	ms
Power-On State [6]	POS	$t > t_{PO}$	–	$I_{CC(High)}$	–	mA
OUTPUT STAGE						
Output Rise Time [7]	t_r	Corresponds to measured output slew rate, from 10% to 90% I_{CC} level C_{SUPPLY} , $R_{SENSE} = 100\ \Omega$	0	2	4	μs
Output Fall Time [7]	t_f	Corresponds to measured output slew rate, from 90% to 10% I_{CC} level C_{SUPPLY} , $R_{SENSE} = 100\ \Omega$	0	2	4	μs
PERFORMANCE CHARACTERISTICS						
Operating Frequency	f_{OP}		0	–	12	kHz
Analog Signal Bandwidth	BW		16	20	–	kHz
Operate Point	B_{OP}	% of peak-to-peak B_{SIG} , AG_{OP} within specification	–	70	–	%
Release Point	B_{RP}	% of peak-to-peak B_{SIG} , AG_{OP} within specification	–	30	–	%
Running Mode Lockout Enable Threshold	$V_{LOE(RM)}$	At peak-to-peak $V_{PROC} < V_{LOE(RM)}$, output switching disables	–	170	–	mV
Running Mode Lockout Release Threshold	$V_{LOR(RM)}$	At peak-to-peak $V_{PROC} > V_{LOR(RM)}$, output switching enables	–	200	–	mV
CALIBRATION						
Start Mode Hysteresis	PO_{HYS}		–	$V_{LOR(RM)}$	–	mV
Initial Calibration [8]	CAL_I	Rising output (current) edges, $f_{OP} < 200\text{ Hz}$	–	–	3	edges

Continued on the next page...

OPERATING CHARACTERISTICS (continued): V_{CC} and T_A within specification, unless otherwise noted

Characteristics	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit [2]
FUNCTIONAL CHARACTERISTICS						
Operating Signal Range [9]	B_{SIG}	Differential magnetic signal, duty cycle within specification	50	–	1500	G_{PK-PK}
Extended Operating Signal Range	B_{SIGEXT}	Differential magnetic signal, output switching (no missed edges), duty cycle not guaranteed	30	–	–	G_{PK-PK}
Operational Air Gap Range	AG_{OP}	Using Allegro Reference Target 60-0, duty cycle within specification	0.5	–	2.5	mm
Extended Operational Air Gap Range	AG_{EXT}	Using Allegro Reference Target 60-0, output switching (no missed edges), duty cycle not guaranteed	–	–	3.0	mm
Allowable User-Induced Differential Offset	$B_{DIFFEXT}$	Operation within specification	± 60	–	–	G
Duty Cycle Variation [10]	ΔD	Wobble < 0.5 mm, AG within specification	–	–	± 10	%
Maximum Sudden Signal Amplitude Change	$B_{SIG(INST)}$	Instantaneous symmetric magnetic signal amplitude change, measured as a percentage of peak-to-peak B_{SIG} , $f_{OP} < 500$ Hz	–	45	–	%

¹ Typical values are at $T_A = 25^\circ\text{C}$ and $V_{CC} = 12$ V. Performance may vary for individual units, within the specified maximum and minimum limits.

² 1 G (gauss) = 0.1 mT (millitesla).

³ Maximum voltage must be adjusted for power dissipation and junction temperature; see Power Derating section.

⁴ Negative current is defined as conventional current coming out of (sourced from) the specified device terminal.

⁵ Measured from $V_{CC} \geq V_{CC}(\text{min})$ to the time when the device is able to switch the output signal in response to a magnetic stimulus.

⁶ Please refer to the Functional Description, Power-On section.

⁷ Guaranteed by device characterization.


⁸ For power-on frequency, $f_{OP} < 200$ Hz. Higher power-on frequencies may result in more input magnetic cycles until full output edge accuracy is achieved, including the possibility of missed output edges.

⁹ AG_{OP} is dependent on the available magnetic field. The available field is dependent on target geometry and material, and should be independently characterized.

¹⁰ Target rotation from pin 3 to pin 1.

Reference Target 60-0 (60 Tooth Target)

Characteristics	Symbol	Test Conditions	Typ.	Units	Symbol Key
Outside Diameter	D_o	Outside diameter of target	120	mm	
Face Width	F	Breadth of tooth, with respect to branded face	6	mm	
Circular Tooth Length	t	Length of tooth, with respect to branded face	3	deg.	
Circular Valley Width	t_v	Length of valley, with respect to branded face	3	deg.	
Tooth Whole Depth	h_t		3	mm	
Material		Low Carbon Steel	-	-	




THERMAL CHARACTERISTICS: May require derating at maximum conditions; see Power Derating section


Characteristic	Symbol	Test Conditions*	Value	Unit
Package Thermal Resistance	$R_{\theta JA}$	Single layer PCB, with copper limited to solder pads	150	$^{\circ}C/W$

*Additional thermal information available on the Allegro website


Power Derating Curve




Power Dissipation versus Ambient Temperature




CHARACTERISTIC DATA



Supply Current (LOW) versus Ambient Temperature



Supply Current (HIGH) versus Ambient Temperature



Average Duty Cycle versus Air Gap
Pin 1 to 3 Rotation of Allegro Standard Target

FUNCTIONAL DESCRIPTION

Sensing Technology

The ATS684 sensor IC contains a single-chip differential Hall-effect circuit, a samarium-cobalt pellet, and a flat ferrous pole piece (a precisely-mounted magnetic field concentrator that homogenizes the flux passing through the Hall chip). As shown in Figure 1, the circuit supports two Hall elements, which sense the magnetic profile of the ferromagnetic gear target simultaneously,




Figure 1: Relative Motion of the Target is Detected by the Dual Hall Elements Mounted on the Hall IC.




Figure 2: The Magnetic Profile Reflects the Geometry of the Target, Allowing the ATS684 to Present an Accurate Digital Output Response.

but at different points (spaced at a 2.2 mm pitch), generating a differential internal analog voltage, V_{PROC} , that is processed for precise switching of the digital output signal.

The Hall IC is self-calibrating and also integrates a temperature compensated amplifier and offset cancellation circuitry. Its voltage regulator provides supply noise rejection throughout the operating voltage range. Changes in temperature do not greatly affect this device due to the stable amplifier design and the offset rejection circuitry. The Hall transducers and signal processing electronics are integrated on the same silicon substrate, using a proprietary BiCMOS process.

Target Profiling During Operation

Under normal operating conditions, the IC is capable of providing digital information that is representative of the mechanical features of a rotating gear. The waveform diagram in Figure 2 presents the automatic translation of the mechanical profile, through the magnetic profile that it induces, to the digital output signal of the ATS684. No additional optimization is needed and minimal processing circuitry is required. This ease of use reduces design time and incremental assembly costs for most applications.

Diagnostics

The regulated current output is configured for two-wire applications, requiring one less wire for operation than do switches with the traditional open-collector output. Additionally, the system designer inherently gains diagnostics because there is always output current flowing, which should be in either of two narrow ranges, shown in Figure 3 as $I_{CC(HIGH)}$ and $I_{CC(LOW)}$. Any current level not within these ranges indicates a fault condition. If $I_{CC} > I_{CC(HIGH)(max)}$, then a short condition exists, and if $I_{CC} < I_{CC(LOW)(min)}$, then an open condition exists. Any value of I_{CC} between the allowed ranges for $I_{CC(HIGH)}$ and $I_{CC(LOW)}$ indicates a general fault condition.




Figure 3: Diagnostic Characteristics of Supply Current Values.

Determining Output Signal Polarity

In Figure 2, the top panel, labeled *Mechanical Position*, represents the mechanical features of the target gear and orientation to the device. The bottom panel, labeled *Device Output Signal*, displays the square waveform corresponding to the digital output signal (current amplitude) that results from a rotating gear configured as shown in Figure 4. Referring to the target side nearest the face of the sensor IC, the direction of rotation is: perpendicular to the leads, across the face of the device, from the pin 1 side to the pin 3 side.

To read the output signal as a voltage (V_{SENSE}), a sense resistor (R_{SENSE}) can be placed on either the VCC signal or on the GND signal. As shown in Figure 5, when R_{SENSE} is placed on the GND signal, the output signal voltage ($V_{SENSE(LowSide)}$) is in phase with I_{CC} . When R_{SENSE} is placed on the VCC signal, the output signal voltage ($V_{SENSE(HighSide)}$) is inverted relative to I_{CC} .




Figure 4: Left-to-Right, Pin 1 to Pin 3 (top) and Right-to-Left, Pin 3 to Pin 1 (bottom) Direction of Target Rotation.

Output Polarity States

R_{SENSE} Location	I_{CC} State	V_{SENSE} State
High side (VCC pin side)	High	Low
	Low	High
Low side (GND pin side)	High	High
	Low	Low




Figure 5: Alternative Polarity Configurations Using Two-Wire Sensing.


The Output Polarity States table provides the permutations of output voltage relative to I_{CC} , given alternative locations for R_{SENSE} . Panel A shows the low-side ($V_{SENSE(LowSide)}$) sensing configuration, and panel B shows the high-side ($V_{SENSE(HighSide)}$) configuration. As shown in panel C, $V_{SENSE(LowSide)}$ is in phase with I_{CC} , and $V_{SENSE(HighSide)}$, is inverted.

Continuous Update of Switchpoints


Switchpoints are the threshold levels of the differential internal analog signal (V_{PROC}) at which the device changes output signal state. The value of V_{PROC} is directly proportional to the magnetic flux density (B) induced by the target and sensed by the Hall elements. As V_{PROC} rises through a certain limit, referred to as the *operate point* (B_{OP}), the output state changes from $I_{CC(Low)}$ to $I_{CC(High)}$. As V_{PROC} falls below B_{OP} to a certain limit, the *release point* (B_{RP}), the output state changes from $I_{CC(High)}$ to $I_{CC(Low)}$.

As shown in Figure 6, threshold levels for the switchpoints are established as a function of the peak input signal levels. The device incorporates an algorithm that continuously monitors the input signal and updates the switching thresholds accordingly with limited inward movement of V_{PROC} . The switchpoint for each edge is determined by the detection of the previous two signal edges. In this manner, variations are tracked in real time.


(A) TEAG varying; cases such as eccentric mount, out-of-round region, normal operation position shift



(B) Internal analog signal, V_{PROC} , typically resulting in the IC



(C) Internal analog signal, V_{PROC} , representing magnetic field for digital output when configured with R_{SENSE} in the low-side configuration



The Continuous Update algorithm allows the Allegro IC to interpret and adapt to variances in the magnetic field generated by the target as a result of eccentric mounting of the target, out-of-round target shape, and similar dynamic application problems that affect the TEAG (Total Effective Air Gap). As shown in panel A, the variance in the target position results in a change in the TEAG. This affects the IC as a varying magnetic field, which results in proportional changes in the internal analog signal (V_{PROC}), as shown in panel B. The Continuous Update algorithm is used to establish switchpoints based on the fluctuation of V_{PROC} , as shown in panel C.


Figure 6: The Continuous Update Algorithm

Power-On

The ATS684 is guaranteed to power-on in the high current state, $I_{CC(High)}$. When power ($V_{CC} > V_{CC(min)}$) is applied to the device, a short period of time is required to power the various portions of the circuit. During this period, the ATS684 will power-on in the high current state ($I_{CC(High)}$).

Initial Edge Detection

The device self-calibrates using the initial teeth sensed, and then enters running mode. This results in reduced accuracy for a brief period (CAL_1). However, this period allows the device to optimize for running mode operation. As shown in Figure 7, the first three high peak signals corresponding to rising output edges are used to calibrate AGC (Automatic Gain Control). There is a slight variance in the duration of initialization, depending on what target feature is opposite the sensor IC when power-on occurs. Also, a high speed of target rotation at power-on may increase the quantity of calibration teeth required in the CAL_1 period.



This figure demonstrates four typical power-on scenarios. All of these examples assume that the target is moving relative to the sensor IC in the direction indicated (from pin 1 to pin 3) and the voltage output is configured for low-side sensing ($V_{OUT(Low)}$). The length of time required to overcome Start Mode Hysteresis, as well as the combined effect of whether it is overcome in a positive or negative direction plus whether the next edge is in that same or opposite polarity, affect the point in time when AGC calibration begins. Three high peaks are always required for AGC calibration when $f_{OP} \leq 200$ Hz, and more may be required at greater speeds.

Figure 7: Power-On Initial Edge Detection.

Start Mode Hysteresis

This feature helps to ensure optimal self-calibration by rejecting electrical noise and low-amplitude target vibration during initialization. This prevents AGC from calibrating the device on such spurious signals. Calibration can be performed using the actual target features.

A typical scenario is shown in Figure 8. The hysteresis (PO_{HYS}) is a minimum level of the peak-to-peak amplitude of the internal analog electrical signal (V_{PROC}) that must be exceeded before the ATS684 starts to compute switchpoints.




Figure 8: Operation of Start Mode Hysteresis

- At power-on (position 1), the ATS684 begins sampling V_{PROC} .
- At the point where the Start Mode Hysteresis, PO_{HYS} , is exceeded, the device establishes an initial switching threshold, by using the Continuous Update algorithm. If V_{PROC} is rising through the limit on the high side (position 2), the switchpoint is B_{OP} , and if V_{PROC} is falling through the limit on the low side (position 4), it is B_{RP} . After this point, Start Mode Hysteresis is no longer a consideration. Note that a valid V_{PROC} value exceeding the Start Mode Hysteresis can be generated either by a legitimate target feature or by excessive vibration.
- In either case (B_{OP} or B_{RP}), because the switchpoint is immediately passed as soon as it is established, the ATS684 enables switching:
 - If on the high side, at B_{OP} (position 2) the output would switch from low to high. However, because output is already high, no output switching occurs.
 - At the next switchpoint, where B_{RP} is passed (position 3), the output switches from high to low.
 - If on the low side, at B_{RP} (position 4) the output switches from high to low.

Undervoltage Lockout

When the supply voltage falls below the minimum operating voltage ($V_{CC(UV)}$), I_{CC} goes high and remains high regardless of the state of the magnetic gradient from the target. This lockout feature prevents false signals, caused by undervoltage conditions, from propagating to the output of the device. Because V_{CC} is below the $V_{CC(min)}$ specification during lockout, the I_{CC} levels may not be within specification.

Power Supply Protection

The device contains an on-chip regulator and can operate over a wide V_{CC} range. For devices that need to operate from an unregulated power supply, transient protection must be added externally. For applications using a regulated line, EMI/RFI protection may still be required. Contact Allegro for information on the circuitry needed for compliance with various EMC specifications.

Automatic Gain Control (AGC)

This feature allows the device to operate with an optimal internal electrical signal, regardless of the air gap (within the AG specification). At power-on, the device determines the peak-to-peak amplitude of the signal generated by the target. The gain is then automatically adjusted. Figure 9 illustrates the effect of this feature.

Running Mode Gain Adjust

The ATS684 has a feature during Running mode to compensate for dynamic air gap variation. If the system increases the magnetic input drastically, the device will gradually readjust the gain

downwards, allowing the chip to regain the optimum internal electrical signal with the new, larger, magnetic signal.

Dynamic Offset Cancellation (DOC)


The offset circuitry when combined with AGC automatically reduces the effects of chip, magnet, and installation offsets. This circuitry is continuously active, including both Power-on mode and Running mode, compensating for any offset drift (within Allowable User-Induced Differential Offset). Continuous operation also allows it to compensate for offsets induced by temperature variations over time.

Running Mode Lockout

The ATS684 has a Running mode lockout feature to prevent switching on small signals that are characteristic of vibration signals. The internal logic of the chip evaluates small signal amplitudes below a certain level to be vibration. In that event, the output is blanked (locked-out) until the amplitude of the signal returns to normal operating levels.

Watchdog

The ATS684 employs a watchdog circuit to prevent extended loss of output switching during sudden impulses and vibration in the system. If the system changes the magnetic input drastically such that target feature detection is terminated, the device will fully reset itself, allowing the chip to recalibrate properly on the new magnetic input signal.



The AGC function corrects for variances in the air gap. Differences in the air gap cause differences in the magnetic field at the device, but AGC prevents that from affecting device performance, as shown in the lowest panel.

Figure 9: Automatic Gain Control (AGC).

POWER DERATING

The device must be operated below the maximum junction temperature of the device ($T_{J(max)}$). Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating T_J . (Thermal data is also available on the Allegro website.)

The Package Thermal Resistance ($R_{\theta JA}$) is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity (K) of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case ($R_{\theta JC}$) is relatively small component of $R_{\theta JA}$. Ambient air temperature (T_A) and air motion are significant external factors, damped by overmolding.

The effect of varying power levels (Power Dissipation, P_D), can be estimated. The following formulas represent the fundamental relationships used to estimate T_J , at P_D .

$$P_D = V_{IN} \times I_{IN} \quad (1)$$

$$\Delta T = P_D \times R_{\theta JA} \quad (2)$$

$$T_J = T_A + \Delta T \quad (3)$$

For example, given common conditions such as: $T_A = 25^\circ\text{C}$, $V_{CC} = 12\text{ V}$, $I_{CC} = 6\text{ mA}$, and $R_{\theta JA} = 150^\circ\text{C/W}$, then:

$$P_D = V_{CC} \times I_{CC} = 12\text{ V} \times 6\text{ mA} = 72\text{ mW}$$

$$\Delta T = P_D \times R_{\theta JA} = 72\text{ mW} \times 150^\circ\text{C/W} = 10.8^\circ\text{C}$$

$$T_J = T_A + \Delta T = 25^\circ\text{C} + 10.8^\circ\text{C} = 35.8^\circ\text{C}$$

A worst-case estimate, $P_D(max)$, represents the maximum allowable power level ($V_{CC(max)}$, $I_{CC(max)}$), without exceeding $T_J(max)$, at a selected $R_{\theta JA}$ and T_A .

Example: Reliability for V_{CC} at $T_A = 150^\circ\text{C}$, package SN, using a single-layer PCB.

Observe the worst-case ratings for the device, specifically:

$R_{\theta JA} = 150^\circ\text{C/W}$, $T_J(max) = 165^\circ\text{C}$, and

$I_{CC(max)} = 16\text{ mA}$.

Calculate the maximum allowable power level, $P_D(max)$. First, invert equation 3:

$$\Delta T_{max} = T_J(max) - T_A = 165^\circ\text{C} - 150^\circ\text{C} = 15^\circ\text{C}$$

This provides the allowable increase to T_J resulting from internal power dissipation. Then, invert equation 2:

$$P_D(max) = \Delta T_{max} \div R_{\theta JA} = 15^\circ\text{C} \div 150^\circ\text{C/W} = 100\text{ mW}$$

Finally, invert equation 1 with respect to voltage:

$$V_{CC(est)} = P_D(max) \div I_{CC(max)} = 100\text{ mW} \div 16\text{ mA} = 6.3\text{ V}$$

The result indicates that, at T_A , the application and device can dissipate adequate amounts of heat at voltages $\leq V_{CC(est)}$.

Compare $V_{CC(est)}$ to $V_{CC(max)}$. If $V_{CC(est)} \leq V_{CC(max)}$, then reliable operation between $V_{CC(est)}$ and $V_{CC(max)}$ requires enhanced $R_{\theta JA}$. If $V_{CC(est)} \geq V_{CC(max)}$, then operation between $V_{CC(est)}$ and $V_{CC(max)}$ is reliable under these conditions.

PACKAGE OUTLINE DRAWING


For Reference Only – Not for Tooling Use

(Reference DWG-9206, Rev.1)

Dimensions in millimeters – NOT TO SCALE

Dimensions exclusive of mold flash, gate burs, and dambar protrusions

Exact case and lead configuration at supplier discretion within limits shown



D Standard Branding Reference View

A = Supplier emblem
 L = Lot identifier
 N = Last three numbers of device part number
 and optional subtype codes
 Y = Last two digits of year of manufacture
 W = Week of manufacture

Notes:

- A** Dambar removal protrusion (12x)
- B** Tie bars (8x)
- C** Active Area Depth, 0.40 ± 0.05 mm
- D** Branding scale and appearance at supplier discretion
- E** Molded lead bar for preventing damage to leads during shipment
- F** Hall elements (E1 and E2); not to scale
- G** Gate location

Figure 10: Package SN, 3-Pin SIP

Revision History

Number	Date	Description
5	January 3, 2017	Updated Features and Benefits, Description, and Figure 2
6	March 1, 2017	Corrected Package Outline Drawing Hall element locations
7	March 9, 2017	Updated Thermal Characteristics and Power Derating sections

Copyright ©2017, Allegro MicroSystems, LLC

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

