

CY25701


Programmable High Frequency Crystal Oscillator with Spread Spectrum (SSXO) and No Spread Spectrum (XO) Option

Features

- Crystal Oscillator with Spread Spectrum Clock (SSXO)
- No Spread Spectrum (XO) Option
- Wide operating output clock frequency range of 10 to166 MHz
- Programmable spread spectrum with nominal 31.5 kHz modulation frequency
- Center spread: ±0.25% to ±2.0%
- Down spread: -0.5% to -4.0%
- No spread: ± 0.0%
- Integrated phase-locked loop (PLL)
- 85 ps typical cycle-to-cycle jitter with SSCLK = 133 MHz
- 3.3V operation
- Output enable function
- Package available in 4-Pin ceramic LCC SMD
- Pb-free package
- Industrial temperature from -40°C to 85°C

Benefits

- Provides a wide range of spread percentages for maximum electromagnetic interference (EMI) reduction to meet regulatory agency electromagnetic compliance (EMC) requirements. Reduces development and manufacturing costs and time-to-market.
- This versatile programming feature enables the user to switch between SSXO (with Spread) and XO (without Spread) functions with ease.
- Internal PLL to generate up to 166 MHz output.
- Suitable for most PC, consumer, and networking applications
- Application compatibility in standard and low power systems
- In house programming of samples and prototype quantities is available using CY3672 programming kit and CY3724 socket adapters. Production quantities are available through Cypress's value added distribution partners or by using third party programmers from BP Microsystems, and HiLo Systems, and others.





Pinout

Figure 1. Pin Diagram - CY25701 4-Pin Ceramic SMD




Table 1. Pin Definitions - CY25701 4-Pin Ceramic SMD

Pin	Name	Description
1	OE	Output Enable pin: Active HIGH. If OE = 1, SSCLK is enabled
2	VSS	Power supply ground
3	SSCLK	Spread spectrum clock output (with or without spread)
4	VDD	3.3V power supply

Functional Description

The CY25701 is a Spread Spectrum Crystal Oscillator (SSXO) IC used to reduce the EMI found in today's high speed digital electronic systems.

The device uses a Cypress proprietary PLL and Spread Spectrum Clock (SSC) technology to synthesize and modulate the frequency of the embedded input crystal. By frequency modulating the clock, the measured EMI at the fundamental and harmonic frequencies are greatly reduced. This reduction in radiated energy significantly reduces the cost of complying with regulatory agency (EMC) requirements and improves time-to-market without degrading system performance.

The CY25701 uses a programmable configuration memory array to synthesize output frequency and spread percentage.

The spread percentage is programmed to center spread or down spread with various spread percentages. The range for center spread is from $\pm 0.25\%$ to $\pm 2.00\%$. The range for down spread is from -0.5% to -4.0%. Contact the factory for smaller or larger spread percentage amounts if required. See Table 3 on page 3 for spread selection and no spread values.

The frequency modulated SSCLK output is programmable from 10 to 166 MHz.

The CY25701 is available in a 4-pin ceramic SMD package with an operating temperature range of -40 to 85° C.

Programming Description

Factory and Field Programmable CY25701

Factory and field programming is available for samples and manufacturing by Cypress and its distributors. Submit your request to the local Cypress Field Application Engineer (FAE) or sales representative. Once the request is processed, you receive a new part number, samples, and data sheet with the programmed values. This part number is used for additional sample request and the production orders. Contact your local Cypress FAE or sales representative for details.

Additional information on the CY25701 is available at the Cypress web site www.cypress.com.

Output Frequency, SSCLK Output (SSCLK, pin 3)

The modulated frequency at the SSCLK output is produced by synthesizing from the embedded crystal oscillator frequency input. The range of synthesized clock is from 10 to 166 MHz.

Spread Percentage (SSCLK, pin 3)

The SSCLK spread is programmable to various spread percentage values from $\pm 0.25\%$ to $\pm 2.0\%$ for center spread and from -0.5% to -4.0% for down spread. See Table 3 on page 3 for available spread options. Enter $\pm 0.0\%$ (No spread) for XO (crystal oscillator) without spread option.

Frequency Modulation (SSCLK, pin 3)

The default frequency modulation is programmed at 31.5 kHz for all SSCLK frequencies from 10 to 166 MHz. Alternate frequency modulations at 30.1 kHz or 32.9 kHz are selectable using CyberClocks™ Online software. Contact the factory for other alternate modulation frequencies if required.



Table 2. Programming Data Requirement

Pin Function	Output Frequency	Spread Percent Code ^[1]	Frequency Modulation
Pin Name	SSCLK	SSCLK	SSCLK
Pin#	3	3	3
Units	MHz	%	kHz
Program Value	ENTER DATA	ENTER DATA	ENTER DATA 31.5

Table 3. Spread Percent Selection

Center	Code	Α	В	С	D	Е	F	Z
Spread	Percentage	±0.25%	±0.5%	±0.75%	±1.0%	±1.5%	±2.0%	±0.0%
Down Spread	Code	G	Н	J	К	L	М	Z
	Percentage	-0.5%	-1.0%	-1.5%	-2.0%	-3.0%	-4.0%	±0.0%

Absolute Maximum Ratings

Supply Voltage (VDD)	–0.5V to +7.0V
DC Input Voltage	–0.5V to V _{DD} + 0.5V
Storage Temperature (Non-condensing)	–55°C to +100°C

Junction Temperature	–40°C to +125°C
Data Retention at Tj = 125°C	>10 years
Package Power Dissipation	350 mW

Operating Conditions

Parameter	Description	Min	Тур	Max	Unit
V _{DD}	Supply voltage	3.00	3.30	3.60	V
T _A	Ambient temperature (commercial)	-20	-	70	°C
T _A	Ambient temperature (industrial)	-40	-	85	°C
C _{LOAD}	Max. load capacitance at pin 3	-	-	15	pF
F _{SSCLK}	SSCLK output frequency, C _{LOAD} = 15 pF	10	-	166	MHz
F _{MOD}	Spread Spectrum Modulation Frequency	30.0	31.5	33.0	kHz
T _{PU}	Power up time for VDD to reach minimum specified voltage (power ramp must be monotonic)	0.05	-	500	ms

DC Electrical Characteristics

Parameter	Description	Condition	Min	Тур	Max	Unit
I _{ОН}	Output high current (pin 3)	$V_{OH} = V_{DD} - 0.5, V_{DD} = 3.3V$ (source)	10	12	-	mA
I _{OL}	Output low current (pin 3)	V _{OL} = 0.5, V _{DD} = 3.3V (sink)	10	12	-	mA
V _{IH}	Input high voltage (pin 1)	CMOS levels, 70% of V _{DD}	$0.7V_{DD}$	-	V _{DD}	V
V _{IL}	Input low voltage (pin 1)	CMOS levels, 30% of V _{DD}	-	-	$0.3V_{DD}$	V
I _{IH}	Input high current (pin 1)	V _{in} = V _{DD}	-	-	10	μA
IIL	Input low current (pin 1)	V _{in} = V _{SS}	-	-	10	μA
I _{OZ}	Output leakage current (pin 3)	Three-state output, OE = 0	-10	-	10	μA
C _{IN} ^[2]	Input capacitance (pin 1)	Pin 1, or OE	-	5	7	pF
I _{VDD}	Supply current	V_{DD} = 3.3V, SSCLK = 10 to 166 MHz, C_{LOAD} = 0, OE = V_{DD}	-	_	50	mA
∆f/f	Initial accuracy at room temp.	T _A = 25°C, 3.3V	-25	-	25	ppm
	Freq. stability over temp. range	$T_A = -20^{\circ}C$ to 70°C, 3.3V	-25	-	25	ppm
	Freq. stability over voltage range	3.0 to 3.6V	-12	-	12	ppm
	Aging	T _A = 25°C, First year	-5	-	5	ppm

Notes

±0.0% or Code "Z" for XO (No-Spread) option.
 Guaranteed by characterization, not fully tested.




AC Electrical Characteristics^[2]


Parameter	Description	Condition	Min	Тур	Max	Unit
DC	Output Duty Cycle	SSCLK, Measured at V _{DD} /2	45	50	55	%
t _R	Output Rise Time	20%–80% of V _{DD,} C _L = 15 pF	-	-	2.7	ns
t _F	Output Fall Time	20%–80% of V _{DD,} C _L = 15 pF	-	-	2.7	ns
T _{CCJ1} ^[3]	Cycle-to-Cycle Jitter SSCLK	SSCLK \geq 133 MHz, Measured at V _{DD} /2	_	85	200	ps
	(Pin 3)	25 MHz \leq SSCLK <133 MHz, Measured at V _{DD} /2	_	215	400	ps
		SSCLK < 25 MHz, Measured at V _{DD} /2	_	-	1% of 1/SSCK	S
T _{OE1}	Output Disable Time (pin1 = OE)	Time from falling edge on OE to stopped outputs (Asynchronous)	-	150	350	ns
T _{OE2}	Output Enable Time (pin1 = OE)	Time from rising edge on OE to outputs at a valid frequency (Asynchronous)	_	150	350	ns
T _{LOCK}	PLL Lock Time	Time for SSCLK to reach valid frequency	1	-	10	ms


Application Circuit

Figure 2. Application Circuit Diagram



Switching Waveforms






Notes
3. Jitter is configuration dependent. Actual jitter depends upon output frequencies, spread percentage, temperature, and output load. For more information, see the application note, "Jitter in PLL Based Systems: Causes, Effects, and Solutions" available at http://www.cypress.com/clock/appnotes.html or contact your local Cypress Field Application Engineer.




Switching Waveforms (continued)

Figure 4. Output Rise/Fall Time Waveform




Output Rise time (Tr) = $(0.6 \times V_{DD})/SR1$ (or SR3) Output Fall time (Tf) = $(0.6 \times V_{DD})/SR2$ (or SR4) Refer to AC Electrical Characteristics table for SR (Slew Rate) values.







Informational Graphs^[4]



Note 4. The "Informational Graphs" are meant to convey typical performance levels. No performance specifications are implied or guaranteed. Refer to the tables on pages three and four for device specifications.




Ordering Information

Part Number	Package Description	Product Flow
Pb-Free	·	
CY25701FLXCT ^[5]	4-Pin Ceramic LCC SMD -Tape and Reel	Commercial, -20° to 70°C
CY25701FLXIT ^[5]	4-Pin Ceramic LCC SMD -Tape and Reel	Industrial, –40° to 85°C
CY25701LXCzzzT ^[6]	4-Pin Ceramic LCC SMD -Tape and Reel	Commercial, -20° to 70°C
CY25701LXIzzzT ^[6]	4-Pin Ceramic LCC SMD -Tape and Reel	Industrial, –40° to 85°C

Figure 6. Actual Marking^[7]

CY25701FLX*

CY25701LX*



Notes

- 5. "FLX" suffix is used for products programmed in the field by Cypress distributors.
- 6. "ZZZ" denotes the assigned product dash number. This number is assigned by the factory after the output frequency and spread percent programming data is received

from the customer.

7. Temp can be C (Commercial) or I (Industrial).



Package Drawings and Dimensions




Figure 7. 4-Pin (3.2 x 5.0 mm) Ceramic LCC Package Outline (001-02743)

001-02743 *C



Document History Page

Document Title: CY25701 Programmable High-frequency Crystal Oscillator with Spread Spectrum (SSXO) and No Spread Spectrum (XO) Option Document Number: 001-07313

Document		1-07313		
REV.	ECN	Orig. of Change	Submission Date	Description of Change
**	442944	RGL	See ECN	New data sheet
*A	487736	KKVTMP	See ECN	Added Industrial temp
*В	1414203	DPF/VED	See ECN	Replaced the Package Drawing and Dimension figure on page seven and various copy edits; the reference to the software is now CyberClocks (TM) Online rather than CyberClocks software.
*C	2542310	AESA	07/24/08	Updated template. Added Note "Not recommended for new designs." Added part number CY25701KFLXCT, CY25701KFLXIT, CY25701KLXCzzzT, and CY25701KLXIzzzT in Ordering Information on page 7. Added note reference 5 to CY25701KFLXCT and CY25701KFLXIT, and note reference 6 to CY25701KLXCzzzT and CY25701KLXIzzzT.
*D	2624529	CXQ/PYRS	12/18/08	Removed Note "Not recommended for new designs." Removed part number CY25701KFLXCT, CY25701KFLXIT, CY25701KLXCzzzT, and CY25701KLXIzzzT in Ordering Information on page 7.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		PSoC Solutions	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2006-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-07313 Rev. *D

Revised December 16, 2008

Page 9 of 9

All products and company names mentioned in this document may be the trademarks of their respective holders.