# Positive Overvoltage Protection Controller with Internal Low R<sub>ON</sub> NMOS FET and Status FLAG

The NCP347 is able to disconnect the systems from its output pin in case wrong input operating conditions are detected. The system is positive overvoltage protected up to +28 V.

Due to this device using internal NMOS, no external device is necessary, reducing the system cost and the PCB area of the application board.

The NCP347 is able to instantaneously disconnect the output from the input, due to integrated Low  $R_{ON}$  Power NMOS (65 m $\Omega$ ), if the input voltage exceeds the overvoltage threshold (OVLO) or undervoltage threshold (UVLO).

At powerup ( $\overline{EN}$  pin = low level), the  $V_{out}$  turns on 50 ms after the  $V_{in}$  exceeds the undervoltage threshold.

The NCP347 provides a negative going flag ( $\overline{FLAG}$ ) output, which alerts the system that a fault has occurred.

In addition, the device has ESD-protected input (15 kV Air) when bypassed with a 1.0  $\mu$ F or larger capacitor.

### **Features**

- Overvoltage Protection up to 28 V
- On-Chip Low R<sub>DS(on)</sub> NMOS Transistor: 65 mΩ
- Internal Charge Pump
- Overvoltage Lockout (OVLO)
- Undervoltage Lockout (UVLO)
- Internal 50 ms Startup Delay
- Alert FLAG Output
- Shutdown  $\overline{EN}$  Input
- Compliance to IEC61000-4-2 (Level 4)
   8.0 kV (Contact)
   15 kV (Air)
- ESD Ratings: Machine Model = B Human Body Model = 3
- 10 Lead WDFN 2.5x2 mm Package
- This is a Pb-Free Device

# **Applications**

- Cell Phones
- Camera Phones
- Digital Still Cameras
- Personal Digital Applications
- MP3 Players



# ON Semiconductor®

http://onsemi.com



### WDFN10 MT SUFFIX CASE 516AA

MARKING DIAGRAM




XXX = Specific Device Code

M = Date Code


= Pb-Free Package

### **PIN CONNECTIONS**



### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 12 of this data sheet.



**Figure 1. Typical Application Circuit** 




Figure 2. Functional Block Diagram

# PIN FUNCTION DESCRIPTION

Pin No.	Symbol	Function	Description
1 4 5	IN	POWER	Input Voltage Pin. This pin is connected to the power supply. The device system core is supplied by this input. A 1 µF low ESR ceramic capacitor, or larger, must be connected between this pin and GND. The three IN pins must be hardwired to common supply.
2	GND	POWER	Ground
3	FLAG	OUTPUT	Fault Indication Pin. This pin allows an external system to detect a fault on IN pin. The FLAG pin goes low when input voltage exceeds OVLO threshold or drop below UVLO threshold. Since the FLAG pin is open drain functionality, an external pull up resistor to V <sub>CC</sub> must be added.
6 7	OUT	OUTPUT	Output Voltage Pin. This pin follows IN pin when "no fault" is detected. The output is disconnected from the V <sub>in</sub> power supply when the input voltage is under the UVLO threshold or above OVLO threshold. The two OUT pins must be hardwired to common supply.
8	NC	OPEN	No Connect
9	NC	OPEN	No Connect
10	ĒN	INPUT	Enable Pin.  The device enters in shutdown mode when this pin is tied to a high level. In this case the output is disconnected from the input.  To allow normal functionality, the EN pin shall be connected to GND to a pull down or to a I/O pin.  This pin does not have an impact on the fault detection.
PAD1			PAD1, under the device. See PCB recommendations page 10. Can be shorted to GND.
PAD2			The PAD2 is electrically connected to the internal NMOS drain and connected to Pins 4 and 5. See PCB recommendations page 10.

### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Minimum Voltage (IN to GND)	Vmin <sub>in</sub>	-0.3	V
Minimum Voltage (All others to GND)	Vmin	-0.3	V
Maximum Voltage (IN to GND)	Vmax <sub>in</sub>	30	V
Maximum Voltage (All others to GND)	Vmax	7.0	V
Maximum Current (UVLO <v<sub>IN<ovlo)< td=""><td>Imax</td><td>2.0</td><td>Α</td></ovlo)<></v<sub>	Imax	2.0	Α
Thermal Resistance, Junction-to-Air (Note 1)	$R_{\theta JA}$	280	°C/W
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Junction Operating Temperature	TJ	150	°C
ESD Withstand Voltage (IEC 61000–4–2) (input only) when bypassed with 1.0 μF capacitor Human Body Model (HBM), Model = 2 (Note 2) Machine Model (MM) Model = B (Note 3)	Vesd	15 Air, 8.0 Contact 2000 200	kV V V
Moisture Sensitivity	MSL	Level 1	-

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- The R<sub>θ,JA</sub> is highly dependent on the PCB heat sink area (connected to pad 2). As example R<sub>θ,JA</sub> is 268 °C/W with 30 mm<sup>2</sup> (copper 35 μm) and 189 °C/W with 400 mm<sup>2</sup>.
   Human Body Model, 100 pF discharged through a 1.5 kΩ resistor following specification JESD22/A114.
- 3. Machine Model, 200 pF discharged through all pins following specification JESD22/A115.

 $\textbf{ELECTRICAL CHARACTERISTICS} \text{ (Min/Max limits values ($-40^{\circ}$C < $T_{A}$ < $+85^{\circ}$C) and $V_{in} = $+5.0$ V. Typical values are $T_{A} = $+25^{\circ}$C,}$ unless otherwise noted.)

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Input Voltage Range	V <sub>in</sub>	-	1.2	-	28	V
Undervoltage Lockout Threshold (Note 4)	UVLO	V <sub>in</sub> falls down UVLO threshold from 5 V to 2.7 V	2.8	2.95	3.1	V
Undervoltage Lockout Hysteresis	UVLO <sub>hyst</sub>	V <sub>in</sub> rises up UVLO + UVLO <sub>hyst</sub>	30	60	90	mV
Overvoltage Lockout Threshold (Note 4)  NCP347MTAE  NCP347MTAH  NCP347MTAH	OVLO	V <sub>in</sub> rises up OVLO threshold	5.39 5.63 6.80 5.70	5.63 5.90 7.20 5.85	5.88 6.17 7.50 6.00	V
Overvoltage Lockout Hysteresis NCP347MTAE, NCP347MTAF, NCP347MTAI NCP347MTAH	OVLO <sub>hyst</sub>	V <sub>in</sub> falls down OVLO + OVLO <sub>hyst</sub>	30 50	60 70	90 100	mV
V <sub>in</sub> versus V <sub>out</sub> Resistance	R <sub>DS(on)</sub>	V <sub>in</sub> = 5.0 V, <del>EN</del> = GND, Load connected to V <sub>out</sub>	-	65	110	mΩ
Supply Quiescent Current	ldd	No load. $\overline{\text{EN}} = 5.0 \text{ V}$	-	90	150	μΑ
		No load. EN = Gnd	-	170	250	μΑ
UVLO Supply Current	Idd <sub>uvlo</sub>	V <sub>IN</sub> = 2.7 V	-	60	-	μΑ
FLAG Output Low Voltage	Vol <sub>flag</sub>	1.2 V < V <sub>IN</sub> < UVLO Sink 50 μA on/FLAG pin	_	20	400	mV
		V <sub>IN</sub> > OVLO Sink 1.0 mA on FLAG pin	_	-	400	mV
FLAG Leakage Current	FLAG <sub>leak</sub>	FLAG level = 5.0 V	-	1.0	-	nA
<i>EN</i> Voltage High	Vih	-	1.2	-	-	V
EN Voltage Low	Vol	-	-	-	0.4	V
EN Leakage Current	EN <sub>leak</sub>	EN = 5.0 V or GND	-	1.0	_	nA
TIMINGS						
Startup Delay NCP347MTAE, NCP347MTAF, NCP347MTAH NCP347MTAI	ton	From V <sub>in</sub> > UVLO to V <sub>out</sub> = 0.3 V (See Figures 3 & 7)	30 6.0	50 10	70 14	ms
FLAG Going Up Delay NCP347MTAE, NCP347MTAF, NCP347MTAH NCP347MTAI	tstart	From V <sub>out</sub> = 0.3 V to FLAG = 1.2 V (See Figures 3 & 9)	30 6.0	50 10	70 14	ms
Output Turn Off Time	toff	From $V_{in}$ > OVLO to $V_{out}$ < = 0.3 V (See Figures 4 & 8) $V_{in}$ increasing from 5.0 V to 8.0 V at 3.0 V/ $\mu$ s Rload connected on $V_{out}$	-	1.5	5.0	μs
Alert Delay	tstop	From $V_{in}$ > OVLO to $\overline{FLAG}$ < = 0.4 V (See Figures 4 & 10) $V_{in}$ increasing from 5.0 V to 8.0 V at 3.0 V/ $\mu$ s Rload connected on $V_{out}$	-	1.0	-	μs
Disable Time	tdis	From $\overline{\text{EN}}$ > = 1.2 V to $V_{\text{out}}$ < 0.3 V Rload = 5.0 $\Omega$ (See Figures 5 & 12)	-	1.0	5.0	μs

NOTE: Electrical parameters are guaranteed by correlation across the full range of temperature.

4. Additional UVLO and OVLO thresholds ranging from UVLO and from OVLO can be manufactured. Contact your ON Semiconductor representative for availability.

# **TIMING DIAGRAMS**




Figure 3. Startup




Figure 5. Disable on  $\overline{EN} = 1$ 




Figure 4. Shutdown on Overvoltage Detection




Figure 6.  $\overline{\text{FLAG}}$  Response with  $\overline{\text{EN}} = 1$ 

### **TYPICAL OPERATING CHARACTERISTICS**




Figure 7. Startup V<sub>in</sub> = Ch1, V<sub>out</sub> = Ch3




Figure 9. FLAG Going Up Delay V<sub>out</sub> = Ch3, FLAG = Ch2




Figure 11. Initial Overvoltage Delay V<sub>in</sub> = Ch1, V<sub>out</sub> = Ch2, FLAG = Ch3




Figure 8. Output Turn Off Time  $V_{in} = Ch1, V_{out} = Ch2$ 




Figure 10. Alert Delay V<sub>out</sub> = Ch1, FLAG = Ch3




Figure 12. Disable Time EN = Ch1, V<sub>out</sub> = Ch2, FLAG = Ch3

# TYPICAL OPERATING CHARACTERISTICS




Figure 13. Inrush Current with C  $_{out}$  = 100  $\mu F,$  I charge = 1 A, Output Wall Adaptor Inductance 1  $\mu H$ 




Figure 15. Output Short Circuit (Zoom Fig. 14)




Figure 14. Output Short Circuit




Figure 16. Simplified Diagram




Figure 17. Simplified Diagram

### Operation

The NCP347 provides overvoltage protection for positive voltage, up to 28 V. A Low  $R_{DS(on)}$  NMOS FET protects the systems (i.e.: charger) connected on the Vout pin, against positive overvoltage. At powerup, with  $\overline{EN}$  pin = low, the output is rising up 50 ms after the input

overtaking undervoltage UVLO (Figure 3). The NCP347 provides a  $\overline{FLAG}$  output, which alerts the system that a fault has occurred. A 50 ms additional delay, regarding available output (Figure 3) is added between output signal rising up and to  $\overline{FLAG}$  signal rising up.  $\overline{FLAG}$  pin is an open drain output.




Figure 18. State Machine

### **Undervoltage Lockout (UVLO)**

To ensure proper operation under any conditions, the device has a built–in undervoltage lockout (UVLO) circuit. During  $V_{in}$  positive going slope, the output remains disconnected from input until  $V_{in}$  voltage is below 2.92 V, plus hysteresis, nominal. The  $\overline{FLAG}$  output is tied to low as long as  $V_{in}$  does not reach UVLO threshold. This circuit has a 60 mV hysteresis to provide noise immunity to transient condition. Additional UVLO thresholds ranging from UVLO can be manufactured. (See Selection Guide on page 12) Contact your ON Semiconductor representative for availability.

### Overvoltage Lockout (OVLO)

To protect connected systems on  $V_{out}$  pin from overvoltage, the device has a built–in overvoltage lockout (OVLO) circuit. During overvoltage condition, the output remains disabled as long as the input voltage exceeds 5.675 V typical (NCP347MTAE). Additional OVLO thresholds ranging from OVLO can be manufactured. (See Selection Guide on page 12) Contact your ON Semiconductor representative for availability.

FLAG output is tied to low until V<sub>in</sub> is higher than OVLO. This circuit has a 90 mV hysteresis to provide noise immunity to transient conditions.

### FLAG Output

The NCP347 provides a  $\overline{FLAG}$  output, which alerts external systems that a fault has occurred.

This pin is tied to low as soon the OVLO threshold is exceeded or when the  $V_{in}$  level is below the UVLO threshold. When  $V_{in}$  level recovers normal condition,  $\overline{FLAG}$  is held high, keeping in mind that an additional 50 ms delay has been added between available output and  $\overline{FLAG}$  = high. The pin is an open drain output, thus a pull up resistor (typically 1 M $\Omega$ , minimum 10 k $\Omega$ ) must be added to  $V_{bat}$ . Minimum  $V_{bat}$  supply must be 2.5 V. The  $\overline{FLAG}$  level will always reflects  $V_{in}$  status, even if the device is turned off ( $\overline{EN}$  = 1).

### **EN** Input

To enable normal operation, the  $\overline{EN}$  pin shall be forced to low or connected to ground. A high level on the pin, disconnects OUT pin from IN pin.  $\overline{EN}$  does not overdrive an OVLO or UVLO fault.

### **Internal NMOS FET**

The NCP347 includes an internal Low  $R_{DS(on)}$  NMOS FET to protect the systems, connected on OUT pin, from positive overvoltage. Regarding electrical characteristics, the  $R_{DS(on)}$ , during normal operation, will create low losses on  $V_{out}$  pin.

As example:  $R_{load} = 8.0 \Omega$ ,  $V_{in} = 5.0 V$ Typical  $R_{DS(on)} = 65 \text{ m}\Omega$ ,  $I_{out} = 618 \text{ m}A$ 

 $V_{out} = 8 \times 0.618 = 4.95 \text{ V}$ 

NMOS losses =  $R_{DS(on)} x Iout^2 = 0.065 x 0.618^2 = 25 mW$ 

### **ESD Tests**

The NCP347 input pin fully supports the IEC61000–4–2. 1.0  $\mu F$  (minimum) must be connected between  $V_{in}$  and GND, close to the device.

That means, in Air condition,  $V_{in}$  has a  $\pm 15$  kV ESD protected input. In Contact condition,  $V_{in}$  has  $\pm 8.0$  kV ESD protected input.

Please refer to Figure 19 to see the IEC 61000-4-2 electrostatic discharge waveform.





Figure 19. Electrostatic Discharge Waveform

### **PCB Recommendations**

The NCP347 integrates a 2 amperes rated NMOS FET, and the PCB rules must be respected to properly evacuate the heat out of the silicon. The PAD1 is internally isolated from the active silicon and should preferably be connected to ground. The PAD2 of the NCP347 package is connected to the internal NMOS drain and can be used to increase the heat transfer if necessary from an applications standpoint.

Depending upon the power dissipated in the application, one can either use the PCB tracks connected to Pins 4 and 5 to evacuate heat, or make profit of the PAD2 area to add extra copper surface to reduce the junction temperature (See Figure 20). Of course, in any case, this pad shall be not connected to any other potential. Figure 20 shows copper area according to  $R_{\theta JA}$  and allows the design of the heat transfer plane connected to PAD2.






Figure 20.

Figure 21. Demo Board Layout




Figure 22. Demo Board Schematic

# **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>	
NCP347MTAETBG	BAL			
NCP347MTAFTBG	BAM	WDFN-10 (Pb-Free)	3000 / Tape & Reel	
NCP347MTAHTBG	BAK		3000 / Tape & neel	
NCP347MTAITBG	ACJ			

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **SELECTION GUIDE**


The NCP347 can be available in several undervoltage and overvoltage thresholds versions. Part number is designated as follows:



Code	Contents
а	UVLO Typical Threshold a: A = 2.95 V
b	OVLO Typical Threshold b: E = 5.63 V b: F = 5.90 V b: H = 7.20 V b: I = 5.85 V
С	Tape & Reel Type c: B = 3000

### PACKAGE DIMENSIONS

WDFN10, 2.5x2, 0.5P CASE 516AA-01 ISSUE C




### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED
  TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.30mm FROM TERMINAL COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.70	0.75	0.80	
A1	0.00	i	0.05	
A3	0.20 REF			
b	0.20	0.25	0.30	
D	2.50 BSC			
D2	0.97	1.08	1.18	
D3	0.57	0.68	0.78	
е	0.50 BSC			
E	2.00 BSC			
E2	0.80	0.90	1.00	
G	0.375 BSC			
G1	0.35 BSC			
K	0.20			
L	0.20	0.30	0.40	

### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative