

CUSTOMER		DWG. NO.	
	Corporation	C2004-579	
TDK ITEM		DATE ISSUED	
Mega C	ap Series	Mar. 24, 200	04
TDK ENGINEERING SIGNATURE			
DRAWN BY	CHECKED BY	APPROVED BY	· ·
Etsupo mifune	ain Do	- Clery S	2-
ATE Mar. 24 2004	DATE (Mow 26, 10	of DATE Mar 26	2004
ease return this specifica orders are placed without re accepted by your side.	tion to TDK representation, ploturned specification, plo	ives. ease allow us to judge that sp	ecificat
CUSTOMER RESPONSE			
☐ Accept			,
☐ Accept with the foll	owing changes		
☐ Reject with the foll	owing reasons	,	
	•	·	
		a de la companya de	·
		·	·

TDK CORPORATION

13-1, Nihonbashi 1-chome, Chuo-ku, Tokyo 103-8272, Japan Phone: Tokyo(03)3278-5111

#### 1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications.

Production places defined in this specification shall be TDK Corporation Japan, TDK Taiwan Corporation, TDK Xiamen Co., Ltd, TDK Dalian Corporation, TDK(Suzhou)Co., Ltd, Korea TDK Co., Ltd, TDK(Malaysia)Sdn.Bhd, TDK Components U.S.A. Inc, TDK(Thailand) Co., Ltd and TDK Hungary Ltd.


#### EXPLANATORY NOTE:

This specification warrants the quality of the ceramic chip capacitor. The chips should be evaluated or confirmed a state of mounted on your product. If the use of the chips go beyond the bounds of the specification, we can not afford to guarantee.

#### 2. CODE CONSTRUCTION

(Example)	CKG57N	_X7R_	<u> 2 E</u>	<u>105</u>	<u>M</u>	<u>T</u>
	(1)	(2)	(3)	(4)	(5)	(6)





Type	Dimensions (Unit : mm)					
TDK(EIA style)	L	W	Т	Е		
CKG45N	5.5 max.	4.0 max.	5.5 max.	1.4 max.		
CKG57N	6.5 max.	5.5 max.	5.5 max.	1.9 max.		

(2) Temperature Characteristics (Details are shown in para. 8 No. 7)

### (3)Rated Voltage

Symbol	Rated Voltage
2 J	DC 630 V
2 E	DC 250 V
2 A	DC 100 V
1 H	DC 50 V
1 E	DC 25 V
1 C	DC 16 V

### (4)Rated Capacitance

Stated in three digits and in units of pico farads (pF). The first and Second digits identify the first and second significant figures of the Capacitance, the third digit identifies the multiplier.

Example  $105 \rightarrow 1,000,000pF$ 



### (5)Capacitance tolerance

Symbol	Tolerance
M	±20 %

### (6)Packaging

Symbol	Packaging
T	Taping

#### 3. OPERATING TEMPERATURE RANGE

T.C.	Min. operating Temperature	Max. operating Temperature	Reference Temperature	
X7R	-55°C	125°C	25°C	
X5R	-55°C	85°C	25°C	

### 4. STORING CONDITION AND TERM

- 5 to 40°C at 20 to 70%RH
- 6 months Max.

### 5.RECOMMENDATION

It is recommended to provide a slit (about 1mm) on the board under the components to improve washing Flux. And please make sure to dry detergent up completely before using.

#### 6 . RECOMMENDED CONDITION FOR SOLDERING

Soldering is limited to Reflow soldering.

Metal cap is jointed by high temp solder, however the solder temperature must be less than 250°C to avoid melting the solder.

See page-15 for the soldering.

### 7. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with the Industrial Waste Law.



### 8. PERFORMANCE

table 1

No.	Item	Performance	Test or inspection method
1	External Appearance	No defects which may affect performance.	Inspect with magnifying glass(3×)
2	Insulation Resistance	500 M $\Omega \cdot \mu$ F min. (As for the capacitor of rated voltage 16V DC, 100 M $\Omega \cdot \mu$ F min.)	Apply rated voltage for 60s. As for the capacitor of rated voltage 630V DC, apply 500V DC.
3	Voltage Proof	Withstand test voltage without insulation breakdown or other damage.	Rated voltage voltage  16V, 25V 2.5 times of rated voltage  250V, 630V 1.5 times of rated voltage  Above DC voltage shall be applied for 1~5s.  Charge / discharge current shall not exceed 50mA.
4	Capacitance	Within the specified tolerance.	
	Dissipation Factor	Characteristics	
6	Ripple current	T.C.   Rated   D.F.	Rated Capacitance frequency voltage  10 \( \mu F \) and under 1kHz \( \pm 10 \) 1.0\( \pm 0.2V \) rms.  Over 10 \( \mu F \) 120Hz \( \pm 20 \) 20% rms.  Reflow solder the capacitor on a P.C.Board shown in Appendix 2 and apply voltage with 10kHz \( \pm 10 \) 1MHz sine curve.
			(Ripple voltage Vp-p to be under rated voltage.)
7	Temperature Characteristics of Capacitance	Capacitance Change(%)  No voltage applied	Capacitance shall be measured by the steps shown in the following table, after thermal equilibrium is obtained for each step.  \[ \Delta \text{C be calculated ref. STEP3 reading.} \]  Step Temperature(°C)
		X5R : ±15 X7R : ±15	Reference temp. per para.3.±2  Min. operating temp. per para.3.±2  Reference temp. per para.3.±2  Max. operating temp. per para.3.±2  4  Max. operating temp. per para.3.±2


(continued)


(cont	inued)							
No.	It	em	Perf	ormance	Test or inspection method			
8	Robustness of Terminations		No sign of te off, breakage other abnorma	rmination coming of ceramic, or l signs.	P.C.Bo	5N	and	
9	Bending		No mechanical	damage.	a P.C.	w solder the capacitor Board shown in Appendi it for 1mm.	on x1 and t:mm)	
10	Solderabili	ty	Both end faces	and the contact	Reflo	solder the capacito	r on a	
			smooth and br coating with small amount imperfections or un-wetted areas. These imperfe	no more than a of scattered such as pinholes	P.C.Bo Solder	pard shown in Appendix r: H63A(JIS Z 3282) r: Isopropyl alcohol(JIS Rosin(JIS K 5902) 25% solid solution.	2.	
11	Temperature	External	No mechanical	damage.	Reflo	Solder the capacitors	on a	
	cycle	appearance Capacitance	Characteristics X5R X7R	Change from the value before test ±7.5 % ±7.5 %	Expose step1 consec Leave condi	pard shown in Appendix2  the capacitors in the conthrough 4 and repeat 100 utively.  the capacitors in ambition for 48±4h before rement.	ndition times	
		D.F.	Meet the init	iai spec.	Step	Temperature (°C)	Time (min.)	
		Insulation Resistance	Meet the init	ial spec.	1	Min. operating temp. per para 3. ±3	30±3	
		Voltage		n breakdown or	2	Reference Temp.	2~5	
	proof		other damage.		i	Max. operating temp.	30±2	
					3	per para 3. ±2	30 1,2	

(continued)

(cont	inued)				
No.	It	em	Perf	ormance	Test or inspection method
12	Moisture Resistance	220022		Change from the value before test ±12.5 % ±12.5 %	Reflow Solder the capacitors on a P.C.Board shown in Appendix2 before testing.  Apply the rated voltage at temperature 40±2°C and 90 to 95%RH for 500 +24,0h.  Charge/discharge current shall not exceed 50mA.
		D.F. Insulation	characteristics X5R: 200% of initial spec max. X7R: 200% of initial spec max. 25 MΩ·μF min. (As for the capacitor of rated voltage 16V DC, 5 MΩ·μF min.)		Leave the capacitors in ambient condition for $48\pm4h$ before measurement.
		Resistance			Voltage conditioning Voltage treat the capacitor under testing temperature and voltage for lhour. Leave the capacitors in ambient condition for 48 ± 4h before measurement. Use this measurement for initial value.
13	Life	External appearance Capacitance  D.F.	No mechanical	damage.	Reflow Solder the capacitors on a P.C.Board shown in Appendix2 before testing.
			Characteristics X5R X7R	Change from the value before test  ±15 % ±15 %	X7R : Apply 2× rated voltage at 125±2°C for 1,000 +48,0h. (DC250V:×1.5, DC630V:×1.2) X5R : Apply 2× rated voltage at 85±2°C for 1,000 +48,0h.
				cs f initial spec max. f initial spec max.	Charge/discharge current shall not exceed 50mA.
		Insulation Resistance	50 MΩ·μF min.(As for the capacitor of rated voltage 16V DC, 10 MΩ·μF min.)		Leave the capacitors in ambient condition for 48±4h before measurement.
					Voltage conditioning Voltage treat the capacitor under testing temperature and voltage for 1hour. Leave the capacitors in ambient condition for 48 ± 4h before measurement. Use this measurement for initial value.

<sup>\*</sup>As for the initial measurement of capacitors on number 7 and 11, leave capacitors at 150  $-10.0^{\circ}$ C for 1h and measure the value after leaving capacitors for 48  $\pm$  4h in ambient condition.





(Unit:mm)

Туре		Dimensions		
TDK(EIA style)	a	b	c	
CKG45N	3.5	7.0	3.7	
CKG57N	4.5	8.0	5.0	

1. Material : Glass Epoxy(As per JIS C6484 GE4)

2. Thickness: 1.6mm

Copper(Thickness:0.035mm)

Solder resist

# CAPACITANCE RANGE


# (1) CKG45N type


•	•		CAPACITANCE	RANGE		
m 0			CAPACITAN	ICE (µF)		
T.C.	WV:DC630V	WV:DC250V	WV:DC100V	WV:DC 50V	WV:DC 25V	WV:DC 16V
X7R	0.22 (0.1μF×2)	0.47 (0.22μF×2)	1.5 (0.68μF×2)	$\begin{array}{c} 3.3 \\ (1.5\mu\mathrm{F}\!\times\!2) \end{array}$	$ \begin{array}{c} 10 \\ (4.7 \mu\text{F} \times 2) \end{array} $	22 (10 $\mu$ F×2)
X5R				$ \begin{array}{c} 10 \\ (4.7 \mu F \times 2) \end{array} $		47 (22μF×2)

# (2) CKG57N type

			CAPACITANCE	RANGE			
m 0	CAPACITANCE (μF)						
T.C.	WV:DC630V	WV:DC250V	WV:DC100V	WV:DC 50V	WV:DC 25V	WV:DC 16V	
X7R	0.47 (0.22μF×2)	$ \begin{array}{c} 1\\ (0.47 \mu\mathrm{F} \times 2) \end{array} $	$\begin{array}{c} 2.2 \\ (1\mu\text{F}\times2) \\ 4.7 \\ (2.2\mu\text{F}\times2) \end{array}$	6.8 (3.3 \(\mu\) F \(\times 2\))	22 (10 μ F×2)	33 (15 \(\mu\) F \(\times 2\))	
X5R		<u></u>		22 (10μF×2)	$47 $ (22 $\mu$ F $\times$ 2)	$ \begin{array}{c c} 100 \\ (47 \mu\text{F} \times 2) \end{array} $	

# INSIDE STRUCTURE AND MATERIAL





No.	NAME	MATERIAL	
1	Dielectric	BaTiO <sub>3</sub>	
2	Electrode	Ni	
3		Cu	
4	Termination	Ni	
<b>⑤</b>		Sn	•
6	Metal cap joint	High temp solder	
7	Metal cap	p 42 Alloy	

### **PACKAGING**

1.SCOPE

This specification is applicable to the bulk packaging of chip type multilayer ceramic capacitors. When questionable matters are found regarding the specification products, this specification shall be applicable with priority and the matters shall be settled with written documents upon conferring and confirming between the Design Groups of both companies.

2.BULK PACKAGING

2-1 Each plastic bag shall be adhered with a label showing the following information.

1) Inspection No.

2) TDK P/N

3) Customer's P/N

4) Quantity

\*Composition of Inspection No.

 ${\tt Example}$ 

$$\underline{M} \quad \underline{3} \quad \underline{A} \quad - \quad \underline{\bigcirc\bigcirc} \quad - \quad \underline{\bigcirc\bigcirc\bigcirc}$$
(a) (b) (c) (d) (e)

a) Line code

b) Last digit of the year

c) Month and A for January and B for February and so on. (Skip I)

d) Inspection Date of the month.


e) Serial No. of the day

2-2 Packaging and packing shall be done to protect the capacitors against damage when in transportation or storing

# Caution


Caut	LOII				
No.	Process	Condition			
1	Operating Condition (Storage)	1) The capacitor must be stored in an ambient temperature of 5~40°C with a relative humidity of 20~70%RH. The products should be used within 6 months upon receipt.			
		2) The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulphate, Chlorine, Ammonia and sulfur.			
		3) Avoid storing in sun light and falling of dew.			
		4) Do not use capacitors under high humidity and high and low atmospheric pressure which many affect capacitors reliability.			
2	Circuit design	2-1 Operating temperature Operating temperature should be followed strictly within this specification, especially be careful with maximum temperature.  1) Do not use capacitor above the maximum allowable operating temperature.			
		2) Surface temperature including self heating should be below maximum operating temperature.			
		( Due to dielectric loss, capacitor will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product mounted on. Please design the circuit so that the maximum temperature of the capacitor including the self heating to be below the maximum allowable operating temperature.			
		Temperature rise shall be below 20°C ) 2-2 Operating voltage			
		1) Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, $V_{0-P}$ must be below the rated voltage. ————————————————————————————————————			
		AC or pulse with overshooting, $V_{P-P}$ must be below the rated voltage.  ———————————————————————————————————			
		Voltage (1) DC voltage (2) DC+AC voltage (3) AC voltage			
		Positional Measurement (Rated voltage)			
		Voltage (4) Pulse voltage (A) (5) Pulse voltage (B)			
		Positional Measurement (Rated voltage)			
		2) Even below the rated voltage, if repetitive high frequency AC or pulse is applied, the reliability of the capacitor may be reduced.			
		3) Voltage derating will greatly reduce the failure rate. Since the failure rate follows 3 power law of the voltage, the failure rate used under Uw with UR rated product will be lowered as (Uw/UR) <sup>3</sup> .			

No.	Process	Condition
3	Designing P.C.board	The amount of solder at the terminations has a direct effect on the reliability of the capacitor.
		1) The greater the amount of solder, the higher the stress on the chip capacitor, and the more likely that it will break. When designing a P.C. board, determine the shape and size of the solder lands to have proper amount of solder on the terminations.
		2) Avoid using common solder land for multiple terminations and provide individual solder land for each terminations.
		3) Size and recommended land dimensions.



		(mm)
Type Symbol	CKG45N	CKG57N
A	3.3~3.7	3.9~4.3
В	1.2~1.5	1.5~2.0
С	2.7~3.2	4.5~5.0

No.	Process			Condition	
3	Designing P.C.board	4)	Recommended	chip capacitor layout is as	following.
				Disadvantage against bending stress	Advantage against bending stress
				Perforation or slit	Perforation or slit
			Mounting face	Break P.C. board with mounted side up.	Break P.C. board with mounted side down.
				Mount perpendicularly to perforation or slit	Mount in parallel with perforation or slit
			Chip arrangement (Direction)	Perforation or slit	Perforation or slit
				Closer to slit is higher stress	Away from slit is less stress
			Distance from slit	$(\ell_1 < \ell_2)$	$\begin{array}{c c} & \mathcal{L}_2 \\ \hline & & \\ & $




The stress in capacitors is in the following order. A > B = C > D > E

### 6) Layout recommendation

Example	Use of common solder land	Soldering with chassis	Use of common solder land with other SMD
Need to avoid	Lead wire chip Solder	Chassis Excessive solder	Excessive  Missing Solder land solder land
Recommendation	Lead wire Solder resist	Solder resist $\ell^2 > \ell^1$	Solder resist


No.	Process		Condition					
4	Mounting	4-1. Stress from mounting head  If the mounting head is adjusted too low, it may induce excessive stress in the chip capacitor to result in cracking. Please take following precautions.						
		1) Adjust the bottom dead center of the mounting head to reach on the P.C. board surface and not press it.						
		2) Adjust the moun	ting head pressure to be 1	to 3N of static weight.				
	·		e bottom side of the P.C.bo	nead, it is important to provide ard.				
			Not recommended	Recommended				
		Single sided mounting	Crack	Support				
		Double-sides mounting	Solder peeling Crack	Support				
	.*	when the centering jaw is worn out, it may give mechanical impact on the cause crack. Please control the close up dimension of the centering provide sufficient preventive maintenance and replacement of it.						

No.	Process	Condition
5	Soldering	5-1. Flux selection Although highly-activated flux gives better solderability, substances which increase activity may also degrade the insulation of the chip capacitors. To avoid such degradation, it is recommended following.  1) It is recommended to use a mildly activated rosin flux (less than 0.1wt% chlorine). Strong flux is not recommended.
		<ul> <li>2) Excessive flux must be avoided. Please provide proper amount of flux.</li> <li>3) When water-soluble flux is used, enough washing is necessary.</li> <li>5-2. Recommended soldering profile by various methods Reflow soldering condition</li> </ul>
		1) Soldering condition (Pre heating temperature, soldering temperature and these times) is limited to reflow soldering method which is stipulated on the specification.
		2) Chips should be mounted, shortly after a solder is on a P.C.Board.
		3) Temperature differences ( $\Delta T$ ) $\Delta T$ : Temperature difference must be less than 130°C.



4) Cooling condition Natural cooling using air is recommended. If the chips are dipped into a solvent for cleaning, the temperature difference( $\Delta T$ ) must be less than 100°C.






No.	Process	Condition
6	Cleaning	1) If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to chip capacitor surface to deteriorate especially the insulation resistance.
		2) If cleaning condition is not suitable, it may damage the chip capacitor.
		2)-1. Insufficient washing
		(1) Terminal electrodes may corrode by Halogen in the flux.
		(2) Halogen in the flux may adhere on the surface of capacitor, and lower the insulation resistance.
		(3) Water soluble flux has higher tendency to have above mentioned problems (1) and (2).
		2)-2. Excessive washing
		When ultrasonic cleaning is used, excessively high ultrasonic energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, following is the recommended condition.
		Power : 20W/ & max. Frequency : 40kHz max. Washing time : 5 minutes max.
		2)-3. If the cleaning fluid is contaminated, density of Halogen increases, and it may bring the same result as insufficient cleaning.
7	Coating and molding of the P.C.board	1) When the P.C.board is coated, please verify the quality influence on the product.
	1.0.00014	2) Please verify carefully that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitor.
		3) Please verify the curing temperature.
8	Handling after chip mounted Caution	1) Please pay attention not to bend or distort the P.C.board after soldering in handling otherwise the chip capacitor may crack.
		Bend Twist

No.	Process		Condition	
8	Handling after chip mounted Caution	to be ad,	justed higher for fear of loose of and bend the P.C.board, it may	erformed, check pin pressure tends contact. But if the pressure is crack the chip capacitor or peel eck pins not to bend the P.C. board.
		Item	Not recommended	Recommended
		Board bending	Termination peeling  Check pin	Support pin  Check pin
9	Handling of loose chip capacitor	Especial		c. Once dropped do not use it. acitor is tendency to have cracks
			7//////////////////////////////////////	— Crack
			Floor	
				torage or handling, the corner of of another board to cause crack.
			Crack P.C.board	
10	Others !\ Caution	extensive lo		or nuclear equipment, it may incur or such purpose specially designed lease contact TDK in advance.


# TAPE PACKAGING SPECIFICATION

### 1. CONSTRUCTION AND DIMENSION OF TAPING

- 1-1. Dimensions of carrier tape
  Dimensions of plastic tape shall be according to Appendix 3.
- 1-2. Bulk part and leader of taping



- 1-3. Dimensions of reel Dimensions of  $\phi$ 330 reel shall be according to Appendix 4.
- 1-4. Structure of taping




### 2. CHIP QUANTITY


m	Thickness	Taping	Chip quantity(pcs.)
Туре	of chip	Material	∅330mm reel
CKG45N	5.5 шах.	1	1,000
CKG57N	5.5 max.	plastic —	1,000


### 3. PERFORMANCE SPECIFICATIONS

3-1. Fixing peeling strength (top tape) 0.05-0.7N. (See the following figure.)



- 3-2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.
- 3-3. The missing of components shall be less than 0.1%
- 3-4. Components shall not stick to fixing tape.
- 3-5. The fixing tapes shall not protrude beyond the edges of the carrier tape nor shall cover the sprocket holes.






形名	A	В	С	D	E	F
CKG45N	(3.90)	(5.60)	$12.0\pm0.30$	$5.50 \pm 0.10$	1.75±0.10	8.00±0.10
CKG57N	(5.60)	(6.60)	16.0±0.30	$7.50\pm0.10$	1.75±0.10	8.00±0.10

形名	G	Н	J	K
CKG45N	$2.00 \pm 0.10$	4.00±0.10	$\phi_{1.5}$ $^{+0.1}$	6.15 max.
CKG57N	4.00 <u>+</u> 0.10	4.00_0.10	$\phi^{1.5}$ 0	V.10 max.

): Reference value.

### Appendix 4 Plastic Tape



(単位:mm) Symbol Dimension D E В C A 13.5±1.5 CKG45N  $2.0 \pm 0.5$ φ382 max.  $\phi$ 50min.  $\phi 13 \pm 0.5$  $\phi 21 \pm 0.8$ 17.5±1.5 CKG57N

Symbol Dimension	t	r	
CKG45N	2.0±0.5	1.0	
CKG57N	2.0 ± 0.0	1.0	