# FLIK

# **Getting Started Guide**







#### Contents

Terasic Inc.

Chapt	er 1	Overview	3
1.1	Genera	I Description	3
Chapt	er 2	Install Thunderbolt3 driver	4
2.1	Hardwa	re Requirement	4
2.2	Install T	hunderbolt 3 Driver	5
Chapt	ter 3	Install Intel Acceleration Stack	9
Chapt	er 4	Install Intel Distribution of OpenVINO toolkit1	2
Chapt	ter 5	Install and verify the Terasic Demonstration of the FLIK1	5
5.1	Setup		5
5.2	Other D	Demonstrations1	9
Chapt	ter 6	Factory Recovery2	9
Chapt	ter 7	Additional Information3	2



This chapter provides an overview of this guide.

## **1.1 General Description**

This document will describe how to quickly run a face recognition demo using FLIK in a Linux environment. The content will include the driver, software that needs to be installed. It allows users to quickly experience the acceleration ability of deep learning inference brought by FPGA hardware platform:

- 1. Install Thunderbolt3 driver
- 2. Install Intel® PAC and the Intel® Programmable Acceleration Card Stack
- 3. Install Intel® Distribution of OpenVINO™ toolkit for Linux\* with FPGA Support
- 4. Install and verify the Terasic FLIK demo package

Before you start using the FLIK, users need to prepare some Development and Target Platform. To use FLIK with Linux, the required PC hardware and Linux Operating System can be obtained from the link below.

https://docs.openvinotoolkit.org/latest/\_docs\_install\_guides\_installing\_openvino\_linux. html

It is important to note that because the transmission and communication interface between FLIK and host PC is **Thunderbolt 3**. User's PC must have Thunderbolt 3 interface to connect with FLIK.


In addition, in this document, the Linux distribution we use is Ubuntu 16.04.6 LTS (64-bit). Note, for many Linux distributions of Ubuntu 16.04, Ubuntu 16.04.6 can install Thunderbolt3 driver normally, which is the ultimate system requirement for using FLIK.



# Install Thunderbolt3 driver

hunderbolt 3 is unique communication path between the Host PC and FLIK. As shown in below, the FLIK use thunderbolt3 port to connect the PCIe and USB Blaster II interface to the FPGA. For the OpenCL and OpenVINO applications with the Intel FPGA, the PCIe bus is the main interface for communicating and transferring data with the host PC. The thunderbolt3 port on the FLIK allows the user to build such connection for the FPGA and the host PC via a thunderbolt3 cable. In addition, the thunderbolt3 on the FLIK also provides an USB interface to connect to the USB Blaster II circuit on the board, providing a JTAG interface for the user to program the FPGA or configuration device through the host PC.

Therefore, a host PC equipmented with thunderbolt 3 port is required to work with the FLIK. This chapter will show user how to setup thunderbolt 3 connection between the Host PC and the FLIK for the first time.



## 2.1 Hardware Requirement

- A Host PC with Thunderbolt 3 Port is required to perform FLIK function tests. The PC should contain the features in below:
  - Built-in Thunderbolt 3 Port or with Thunderbotl3 Card Installed.



FLIK Getting Started Guide

- Linux Installed(In this document, we recommend you to install Ubuntu 16.04.6 LTS (64-bit))
- A FLIK kit
- A Thunderbolt 3 Cable as shown in below.




## **2.2 Install Thunderbolt 3 Driver**

 Download the Thunderbolt user-space components in the link below and save it to your computer:

https://github.com/intel/thunderbolt-software-user-space

2. You also need a C++ compiler with C++14 support. You can install the dependencies with the following command:


sudo apt-get install cmake libboost-filesystem-dev txt2tags pkg-config



- 3. Unzip the downloaded file *thunderbolt-software-user-space-master.zip*
- 4. Open terminal and locate the unzipped directory.



- 5. Execute the following command to install Thunderbolt 3 driver:
  - o mkdir build
  - o cd build
  - o cmake .. DCMAKE\_BUILD\_TYPE=Release
  - o cmake --build .
  - o sudo cmake --build . --target install



- 6. Next, verify whether the Host PC has detected the PCIe device after connecting to the FLIK via the Thunderbolt 3 cable.
- 7. Plug the DC 12V power adapter to the FLIK to power on the FLIK.






8. Connect the Host PC to the FLIK with a Thunderbolt3 cable.



9. Approve all currently connected Thunderbolt devices that aren't authorized yet and (if --once wasn't specified) add them to PC:

sudo tbtadm approve-all





10. Execute the following command to verify whether the host PC has detected the PCIe device :

Ispci | grep 09c4

The result should be returned:

06:00.0 Processing accelerators: Intel Corporation Device 09c4

flik@flik-NUC7i5BNH:~/Desktop/getting\_start/thunderbolt-software-user-space-mast er\$ lspci | grep 09c4 06:00.0 Processing accelerators: Intel Corporation Device 09c4

That shows the driver of the Thunderbolt3 has been installed on your host PC correctly and the PCIe device in the FLIK is detected by the host PC.



## Install Intel Acceleration Stack

This chapter describes how to install the Intel® Acceleration Stack.

 Go to the link below download Intel® Acceleration Stack Version 1.2, please download "Acceleration Stack for Development". Users do not need to modify the factory code in the serial flash if the FLIK, or do not use the Quartus tool. You can choose "Acceleration Stack for Runtime" version to install. Note that in the following steps, you need to pay attention to the difference between the file name and the path name.

https://www.intel.com/content/www/us/en/programmable/products/boards\_and\_kits/de v-kits/altera/acceleration-card-arria-10-gx/getting-started.html

Acceleration Stack for Development
Accelerator function development using the Intel Quartus Prime Pro Edition Software, Intel FPGA Software Development Kit (SDK) for OpenCL™ and Acceleration Stack
Intel Acceleration Stack Version 1.2
Requires Intel Quartus Prime Pro Edition software version 17.1.1. Software and related interfaces (SR-IOV, Low Latency 10 Gbps and 40 Gbps Ethernet MAC/PHY) are provided in the release
Intel FPGA SDK for OpenCL
View server models
RHEL 7.4, CentOS 7.4, Ubuntu 16.04
Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Version 1.2 Release Notes
Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA
~18 GB
Download Now

2. Go to the download file location and open terminal. Unzip the downloaded file:



FLIK Getting Started Guide a10\_gx\_pac\_ias\_1\_2\_pv\_dev\_installer.tar.gz

tar xvf a10\_gx\_pac\_ias\_1\_2\_pv\_dev\_installer.tar.gz

3. Change to the unzipped folder:

cd a10\_gx\_pac\_ias\_1\_2\_pv\_dev\_installer


4. Run setup.sh

./setup.sh

5. You are prompted with the following question: **Do you wish to install OPAE?** Answer **Y**.

flik@flik-NU ./setup.sh	C7i5BNH:~/Desktop/getting_start/a10_gx_pac_ias_1_2_pv_dev_installer\$
- Beginning	installing Intel Acceleration Stack Development Package
Do you wish (sudo) and	to install OPAE? Note: Installing will require administrative access network access. (Y/n):


6. Accept the license.





😣 🗩 🗉 🛛 flik@flik-NUC7i5BNH: ~/Desktop/getting_start/a10_gx_pac_ias_1_2_pv_dev_installer
54. libstdc v3 (GPL v. 3 License) 55. looks 2.0.1 (BSD 2 Clause License) 56. make 3.81 (GPL v. 2 License)
57. miglayout15 3.0.3 (BSD 2 Clause License) 58. miglayout 4.0 (BSD)
59. mpč 1.0.3 (LGPL v. 3 License) 60. mpfr 3.1.0 (LGPL v. 3 License)
61. mpfr 3.1.4 (LGPL v. 3 License) 62. mpir 2.2.1 (LGPL v. 3 License)
63. mydoggy 1.4.2 (LGPL v. 3 License)
64. netbeans-swing-outline 6.9 (LGPL v. 2.1, GPL v. 2.0, and CDDL v. 1 Licenses plus Classpath Exception)
65. newlib 2.4.0 (Red Hat and BSD 3 Clause Licenses) 66. OpenCL 1.1 (MIT License)
67. powermock 1.5 (Apache v. 2.0 license) 68. guickserver 1.4.7 (LGPL v.2.1 License)
69. stlport 7.1 (Stlport License) 70. swingworker 3 (MPL v. 1.1 and LGPL v. 2.1 Licenses)
71. symphony 5.6.1 (Eclipse Public License v. 1.0)
72. systemc 2.2.0 (SystemC Open Source License v. 3.3) 73. wraplf 0.2 (Apache v. 2.0 License)
74. xerces 2.3.0 (Apache v. 1.1 License) 75. xmlbeans 2.2.0 (Apache v. 2.0 License)
Do you accept this license? (Y/n):

 When you receive an installation directory prompt, you can specify an install directory. Otherwise, the installer uses the default directory at /home/<username>/inteldevstack to install Intel® Quartus® Prime Pro Edition and OpenCL\* SDK.





### Install Intel Distribution of OpenVINO toolkit

This chapter describes how to install the Intel Distribution of OpenVINO toolkit **for Linux\* with FPGA support**. The following link is Intel's official installation guide, users can refer to the contents of this article for more information.

https://docs.openvinotoolkit.org/latest/\_docs\_install\_guides\_installing\_openvino\_linux \_fpga.html

- Go to the link below to download the Intel® Distribution of OpenVINO toolkit for Linux\* with FPGA support: <u>https://software.intel.com/en-us/openvino-toolkit/choose-download/free-download</u> <u>-linux-fpga</u>
- 2. Please select 2019R1 version and select Full Package to download.

Serial number : CXWL-X8B25TSL
<ul> <li>Save this serial number. You may need it to activate your product in the installer.</li> <li>For your reference, you will receive an email that includes your serial number and download instructions.</li> </ul>
Choose a Version         2019 R1         Build date:01 Apr 2019         Release Notes         Installation Guide         Choose a Download Option
I want to download only the components I need. Time and space are important to me. While I'm connected to the internet, I can install the components I choose. Initial download 15 MB, max download 2344 MB based on component selection.
Customizable Package
I prefer a single large install package with all components. I can install offline after downloading the entire package. Download size 2344 MB.
Full Package
Related downloads >



- 3. Open terminal and change directories to where you downloaded the Intel Distribution of OpenVINO toolkit for Linux\* with FPGA support package file.
- 4. Unpack the .tgz file

tar -xvzf I\_openvino\_toolkit\_fpga\_p\_2019.1.094.tgz

flik@flik-NUC7i5BNH: ~/Desktop/getting\_start
 flik@flik-NUC7i5BNH: ~/Desktop/getting\_start\$ tar -xvzf l\_openvino\_toolkit\_fpga\_p
 \_2019.1.094.tgz

The files are unpacked to the I\_openvino\_toolkit\_fpga\_p\_<version> directory.


5. Go to the l\_openvino\_toolkit\_fpga\_p\_<version> directory:

cd l\_openvino\_toolkit\_fpga\_p\_2019.1.094

6. Install the toolkit via GUI Installation Wizard.

sudo ./install\_GUI.sh

7. Follow the instructions to install the toolkit







- When installed as root the default installation directory for the Intel Distribution of 8. OpenVINO is /opt/intel/openvino\_fpga\_2019.1.094/. For simplicity, a symbolic link to the latest installation is also created: /opt/intel/openvino/.
- 9. Install external software dependencies, change to the install\_dependencies directory:

cd /opt/intel/openvino/install\_dependencies

10. Turn the script into an executable file.

sudo chmod +x install\_openvino\_dependencies.sh

11. Run a script to download and install the external software dependencies:

sudo -E ./install\_openvino\_dependencies.sh



## Install and verify the Terasic

## **Demonstration of the FLIK**

This chapter will show you how to quickly experience the Inference Engine demo on the FLIK.

## 5.1 Setup

This section describes how to quickly setup the environment for running an Inference Engine demonstration.

 Users first need to download the OpenVINO BSP for Linux " terasic\_demo\_flik\_linux\_2019R1.tar.gz " in the link below. This file contains the board support package, environment variable settings and demonstration file. <u>http://flik.terasic.com/cd</u>

#### OpenVINO 2019 R1

Title	Version	Size(KB)	Date Added	Download
OpenVINO BSP for Windows	1.0 🖹		2019-11-27	<u>j</u>
OpenVINO BSP for Linux	1.0 🗐		2019-11-27	Ĵ

- 2. Open terminal and change directory to where you downloaded the board package file.
- 3. Extract the downloaded file "terasic\_demo\_flik\_linux\_2019R1.tar.gz ".

tar -xvzf terasic\_demo\_flik\_linux\_2019R1.tar.gz

4. Copy the "terasic\_demo\_flik\_linux\_2019R1" folder to the path: /opt/intel/openvino/deployment\_tools.



sudo cp -r terasic\_demo\_flik\_linux\_2019R1 /opt/intel/openvino/deployment\_tools

5. Go to the folder location you just copied

cd /opt/intel/openvino/deployment\_tools/terasic\_demo\_flik\_linux\_2019R1/

 Switch to superuser sudo su

flik@flik-NUC7i5BNH:/opt/intel/openvino/deployment\_tools/terasic\_demo\_flik\$ sudo
 su
 root@flik-NUC7i5BNH:/opt/intel/openvino\_2019.1.094/deployment\_tools/terasic\_demo
 flik#

7. Execute the setting environment variable script.

source setup\_board\_flik.sh

od@ foot@flik-NUC7i5BNH:/opt/intel/openvino\_2019.1.094/deployment\_tools/terasic\_demo root@flik-NUC7i5BNH:/opt/intel/openvino\_2019.1.094/deployment\_tools/terasic\_demo flik\_linux\_2019R1# source setup\_board flik.sh [setupvars.sh] OpenVINO environment initialized export AOCL\_BOARD\_PACKAGE\_ROOT=/opt/intel/openvino\_2019.1.094/deployment\_tools/t erasic\_demo\_flik/opencl\_bsp This script handles device permissions and huge page table setup. Please refer to DCP Quick Start User Guide for OPAE driver and SW installation instructions. /etc/security/limits.d/99-opae\_memlock.conf is already setup. setup huge pages. must be done after every reboot sudo bash -c "echo 20 > /sys/kernel/mm/hugepages/hugepages-2048kB/nr\_hugepages" setup permissions for device. must be done after every reboot. sudo chmod 666 /dev/intel-fpga-port.\* sudo chmod 666 /sys/class/fpga/intel-fpga-dev.\*/intel-fpga-port.\*/userclk\_freqcm d sudo chmod 666 /sys/class/fpga/intel-fpga-dev.\*/intel-fpga-port.\*/userclk\_freqcn trcmd sudo chmod 666 /dev/intel-fpga-fme.\* root@flik-NUC7iSBNH:/opt/intel/openvino\_2019.1.094/deployment\_tools/terasic\_demo \_flik\_linux\_2019R1#

- 8. Make sure the FLIK is powered on and connected to the host PC via Thunderbolt 3 cable.
- 9. Execute the following command to verify whether the host PC has detected PCIe device in the FLIK.

Ispci | grep 09c4



The result should be returned:

#### 06:00.0 Processing accelerators: Intel Corporation Device 09c4

10. Run the simple diagnostic utility:

#### aocl diagnose

The **aocl diagnose** command is useful to query the available PCIe device in a system. It will report device information and identifies issues.

There is a diagnose report on the command shell as shown in below. If the command returns "**DIAGNOSTIC\_PASSED**", it shows that the hardware configuration is successful.

😣 🖲 🗉 root@flik-NU(	C7i5BNH: /opt/intel/op	oenvino_2019.1.094/deployment_tools/terasic_demo_
root@flik-NUC7i5BNH _flik_linux_2019R1#		no_2019.1.094/deployment_tools/terasic_demo
Device Name: acl0		
BSP Install Locatio /opt/intel/openvino		terasic_demo_flik/opencl_bsp
Vendor: Intel Corp		
Physical Dev Name	Status	Information
pac_a10_ec00000	Passed	PAC Arria 10 Platform (pac_a10_ec00000) PCIe 06:00.0 FPGA temperature = 52 degrees C.
DIAGNOSTIC_PASSED		
Call "aocl diagnose	all" to run diagn :/opt/intel/openvi	o run diagnose for specified devices ose for all devices no_2019.1.094/deployment_tools/terasic_demo

11. The user can also do the test for the individual device connected to the host PC. The command is: aocl diagnose <device\_name>. If the host PC is connected to only one device, <device\_name> is usually named "acl0". So after entering the **aocl diagnose acl0** command, the memory transfer test will start and the test result will be returned.

aocl diagnose acl0



```
    root@flik-NUC7i5BNH: /opt/intel/openvino_2019.1.094/deployment_tools/terasic_demo_
134217728 1170.13 1171.68 1168.58 1170.07
268435456 1176.11 1176.11 1176.11 1176.11
Reading 262144 KBs with block size (in bytes) below:
Block_Size Avg Max Min End-End (MB/s)
    524288 1062.86 1283.94 598.86 936.17
    1048576 1070.56 1104.71 1032.14 1014.43
2097152 958.09 1046.55 931.38 929.26
    4194304 1034.83 1121.87 1008.47 1021.38
    8388608 1526.44 1602.76 1428.03 1517.06
16777216 1804.56 1839.18 1696.20 1800.18
33554432 1961.94 1982.98 1913.88 1959.66
67108864 2030.44 2032.39 2027.73 2029.76
134217728 2067.22 2068.04 2066.40 2066.95
268435456 2083.41 2083.41 2083.41
Write top speed = 1219.64 MB/s
Read top speed = 2083.41 MB/s
Throughput = 1651.52 MB/s
DIAGNOSTIC_PASSED
```


Next, we will introduce how to use the squeezenet model with the FLIK to identify objects in the image.

In this demo, a SqueezeNet bitstream will be programmed into the FPGA on the FLIK and deploy the classification sample with a SqueezeNet model.

12. After installing the OpenVINO toolkit, there are several pre-compile bitstreams that can be directly used by Arria 10 FPGA on the FLIK. The location of these files is /opt/intel/openvino/bitstreams/a10\_dcp\_bitstreams directory. Please execute the following command to program the bitstream file into the FPGA of the FLIK.

In this section, we will use 2019R1\_RC\_FP11\_ResNet\_SqueezeNet\_VGG.aocx for programming bit stream.

aocl program acl0 /opt/intel/openvino/bitstreams/a10\_dcp\_bitstreams/2019R1\_ RC\_FP11\_ResNet\_SqueezeNet\_VGG.aocx



13. Go to the demo file location:



cd /opt/intel/openvino/deployment\_tools/terasic\_demo\_flik\_linux\_2019R1/demo

14. execute the demo batch file ./04\_face\_detection.sh video fpga

You will see the face detection as shown in below.



## **5.2 Other Demonstrations**

This section describes how to run the reset of the demonstrations provided for the FLIK.

There are seven Inference Engine demos are provided in the "terasic\_demo\_flik\_linux\_2019R1" package. This section will briefly introduce the contents and results of the demo.

As shown in the figure below, there are some shell scripts in the terasic\_demo\_flik\_linux\_2019R1/demo folder. Below is the brief introduction of the demo folder.





😣 🖨 🗐 demo							
< > <	openvino	deployment_tools	terasic_demo_flik_linux	_2019R1 demo >	٩	=	
⊘ Recent							
<ul><li>Home</li><li>Desktop</li></ul>		ir	model	pic_video	01_benchmark_ app.sh		
<ul> <li>Documents</li> <li>Downloads</li> </ul>							
Music     Pictures		02_squeezenet_ classification.sh	03_security_barrier. sh	04_face_detection. sh	05_GoogleNetV2_ object_detection. sh		
■ Videos ■ Trash ■ Network		06_Alexnet_ classification.sh	07_human_pose_				
<ul> <li>16 GB Volum</li> <li>Computer</li> <li>Connect to 5</li> </ul>		cussification.sir	Catinoconan				

1. How to use these Shell script files :

Users can run any one of the shell script files with default parameters, and users can also use cpu, vpu or fpga to specify the target device to run the demo. There are also other parameters for using, users can run shell script file with '-h' for more details. And the default parameter is for cpu.

- 2. The images and video required by the demo are in the pic\_video folder.
- 3. The Caffe model downloaded from internet is in the model folder. The folder includes:
  - Alexnet
  - Squeezenet1.1
  - GoogleNetV2

Users can add Caffe model by referring to the writing rule of the script. Please pay attention to the path and name. Please refer to <u>Converting a TensorFlow\* Model</u> to transfer the Tensorflow model

- 4. IR folder : While running the demo, the corresponding model IR file will be generated automatically if it's needed.
  - The model generated under FP16 folder is used for FPGA



• The model generated under FP32 folder is used for CPU

Please note that each time you restart your terminal, please refer to steps 5~ 7 in section 5.1 to set the environment variable. Also, each time you restart your FLIK, please refer to steps 8~12 to set and verify the FPGA configuration in FLIK.

#### Benchmark Application

This topic demonstrates how to use the Benchmark Application to estimate deep learning inference performance on supported devices. The application outputs latency and throughput. The following are the steps to execute the demo.


1. Go to the demo folder.

cd /opt/intel/openvino/deployment\_tools/terasic\_demo\_flik\_linux\_2019R1/demo

2. Execute the demo batch file (run demo with FPGA).

#### ./01\_benchmark\_app.sh fpga

3. The application outputs latency and throughput.





#### Squeezenet Classification

This demo can recognize the objects in the figure by using the squeezenet model

1. Execute the demo batch file (run demo with FPGA).

#### ./02\_squeezenet\_classification.sh fpga

2. Users can see "HETERO:FPGA, CPU", which prompts the DEMO is running on FPGA and CPU.

😣 🖱 🗊 root@flik-NUC7i5BNH: /opt/intel/openvino_2019.1.094/deployment_tools/terasic_demo_
Run Inference Engine classification sample Run ./classification_sample -d HETERO:FPGA,CPU -i /opt/intel/openvino_2019.1.094 /deployment_tools/terasic_demo_flik_linux_2019R1/demo/pic_video/car.png -m /opt/ intel/openvino_2019.1.094/deployment_tools/terasic_demo_flik_linux_2019R1/demo/i r/FP16/squeezenet1.1/squeezenet1.1.xml[ INFO ] InferenceEngine: API version 1.6 Build
e73f58c6e9e84c7c2 [ INFO ] Parsing input parameters [ INFO ] Files were added: 1 [ INFO ] /opt/intel/openvino_2019.1.094/deployment_tools/terasic_demo_flik_l inux_2019R1/demo/pic_video/car.png [ INFO ] Loading plugin
API version 1.6 Build

3. It prints out the top 10 results.



22

```
😑 💿 root@flik-NUC7i5BNH: /opt/intel/openvino_2019.1.094/deployment_tools/terasic_demo_
Top 10 results:
Image /opt/intel/openvino_2019.1.094/deployment_tools/terasic_demo_flik_linux_20
19R1/demo/pic_video/car.png
classid probability label
        0.8935490 sports car, sport car
817
        0.0444872 convertible
511
        0.0444872 car wheel
0.0060207 beach wagon, station wagon, wagon, estate car, beach waggon,
479
436
station waggon, waggon
        0.0060207 racer, race car, racing car
751
656
        0.0022149
                     minivan
        0.0008148 tow truck, tow car, wrecker
0.0008148 pickup, pickup truck
0.0008148 half track
864
717
586
581
        0.0002998 grille, radiator grille
total inference time: 3.6003520
Average running time of one iteration: 3.6003520 ms
```

#### Security Barrier

This demo can recognize the car, car license number, and its location by using the three models.

1. Execute the demo batch file

#### ./03\_security\_barrier.sh fpga

2. The result is shown in the figure below. Enter Ctrl+C to close the application.






#### Face Detection

This demo uses four models and it can recognize human face position in the figure. It can also judge the human gender, age, expression, and head gesture according to the human face.

- This video source of this demo can use USB Video Class(UVC) camera or video file in the demo folder. To use an UVC USB camera as the video source, plug a UVC USB camera to the host PC USB port.
- 2. Execute the demo batch file to run the demo with FPGA and USB camera.

#### ./04\_face\_detection.sh fpga

3. The result is shown in the figure below. Enter Ctrl+C to close the application.




4. To use video file as the video source of this demo. Please execute the command in below.

./04\_ face\_detection.sh video fpga

5. The result is shown in the figure below. Enter Ctrl+C to close the application.





#### GoogleNetV2 Object Detection


This demo can recognize the target object by using GoogleNetV2. The object tags are shown in the figure below:

- aeroplane 1 2 bicycle 3 bird 4 boat 5 bottle 6 bus 7 car 8 cat 9 chair 10 cow 11 diningtable 12 dog 13 horse 14 motorbike 15 person 16 pottedplant 17 sheep 18 sofa 19 train 20 tymonitor
- 1. Plug the UVC USB camera to the host PC USB port.
- 2. Execute the demo batch file to run the demo with FPGA.

./05\_GoogleNetV2\_object\_detection.sh fpga




FLIK Getting Started Guide 3. The results are shown in the figure below.



4. User can also use the video file as the input source of this demo.

./05\_GoogleNetV2\_object\_detection.sh video fpga

5. The results are shown in the figure below.



#### Alexnet Classification

This demo can recognize the target objects (a car picture) by using Alexnet model and print out the top 10 information (the recognized result in top 10 probabilities).



1. Execute the demo batch file to run the demo with FPGA.

#### ./06\_Alexnet\_classification.sh fpga

2. The results are shown in the figure below.

0 - 8	root@flik-NU	C7i5BNH: /opt/intel/openvino_2019.1.094/deployment_tools/terasic_demo_
Top 10	results:	
	opt/intel/op mo/pic_video	envino 2019.1.094/deployment_tools/terasic_demo_flik_linux_20 /car.png
classid	probability	label
817	0.8935490	sports car, sport car
511	0.0444872	convertible
479	0.0444872	car wheel
436	0.0060207	beach wagon, station wagon, wagon, estate car, beach waggon,
	n waggon, wa	
751	0.0060207	racer, race car, racing car
656	0.0022149	minivan
864	0.0008148	tow truck, tow car, wrecker
717	0.0008148	pickup, pickup truck
586	0.0008148	half track
581	0.0002998	grille, radiator grille
	nference tim running tim	e: 3.6003520 e of one iteration: 3.6003520 ms

#### Human Pose Estimation

This demo can recognize human pose and display it.


1. Execute the demo batch file to run the demo with FPGA.

./07\_human\_pose\_estimation.sh fpga

2. The result is shown in the figure below. Enter Ctrl+C to close the application.



FLIK Getting Started Guide





28

# **Factory Recovery**

This chapter will show you how to recover the factory image file into the serial flash in the FLIK. When the FLIK is power on, the FPGA will read the factory configure file from the serial flash. The factory configuration allows the FPGA perform the acceleration task with the host PC. To program the serial flash file, user needs to connect the host PC to the FLIK via Thunderbolt 3. The configuration file is program to the serial flash from the host PC to the FLIK via the USB Blaster II interface.

Before referring to the steps below, please make sure that the user has already referenced the above chapters and has installed all the software and environment settings required.

#### • Hardware Setup

Power on the FLIK, and connect the host PC to the FLIK using the Thunderbolt 3 cable

#### • Install USB Blaster II driver

- 1. Please refer the link in below to install the Linux driver for USB Blaster II. https://rocketboards.org/foswiki/Documentation/UsingUSBBlasterUnderLinux
- After setup USB Blaster II driver, user can enter the command "Isusb" to check if the system has detected the USB Blaster correctly. Normally you should see "Altera" appear on the device list.

lsusb

flil	(@fli	ik-NUC71	5BNH:	~/[	esktop/gs/	thunderbolt-software-user-space-master\$ lsusb
Bus	004	Device	001:	ID	1d6b:0003	Linux Foundation 3.0 root hub
Bus	003	Device	002:	ID	09fb:6810	Altera
Bus	003	Device	001:	ID	1d6b:0002	Linux Foundation 2.0 root hub
Bus	002	Device	001:	ID	1d6b:0003	Linux Foundation 3.0 root hub
Bus	001	Device	003:	ID	8087:0a2b	Intel Corp.
						Logitech, Inc. Unifying Receiver
Bus	001	Device	001:	ID	1d6b:0002	Linux Foundation 2.0 root hub






3. Go to a path: /home/<username>/inteldevstack and execute the following command to run the initialization script to set the required environment variables.

The environment variables setting will include the Quartus programmer. The Quartus programmer is a tool for downloading configuration files to serial flash and FPGA. This tool is available when you install Intel Acceleration Stack for **Development** version as described in Chapter3.

Source init\_env.sh



4. You can use the Quartus programmer tool to check the JTAG chain status in the FLIK by entering the following command. The result will list the FPGA device status in the FLIK.

jtagconfig

flik@flik-NUC715BNH:~/inteldevstack\$ jtagconfig
1) FLIK [3-2]
02E660DD 10AX115H1(.|E2|ES)/10AX115H2/..
0318A0DD 10M04S(A|C)

5. Go to the bring up file path :

cd /opt/intel/openvino/deployment\_tools/terasic\_demo\_flik\_linux\_2019R1/bringup/



FLIK Getting Started Guide Execute the script file to launch the function for programming the serial flash. Please note the subcommand "flash".

./bringup\_board.sh flash

🛞 🖨 💿 flik@flik-NUC7i5BNH: /opt/intel/openvino/deployment_tools/terasic_demo_flik_linux_20
flik@flik-NUC7i5BNH:/opt/intel/openvino/deployment_tools/terasic_demo_flik_linux _2019R1/bringup\$ ./bringup_board.sh flash Programing startup image into flash 16M
Info: ************************************
Info: Running Quartus Prime Programmer Info: Version 17.1.1 Build 273 12/19/2017 Patches 1.01dcp,1.02dcp,1.36,1.38
SJ Pro Edition Info: Copyright (C) 2017 Intel Corporation. All rights reserved. Info: Your use of Intel Corporation's design tools, logic functions Info: and other software and tools, and its AMPP partner logic Info: functions, and any output files from any of the foregoing Info: (including device programming or simulation files), and any Info: associated documentation or information are expressly subject Info: to the terms and conditions of the Intel Program License Info: Subscription Agreement, the Intel Quartus Prime License Agreement, Info: the Intel FPGA IP License Agreement, or other applicable license Info: agreement, including, without limitation, that your use is for Info: the sole purpose of programming logic devices manufactured by Info: Intel and sold by Intel or its authorized distributors. Please
Info: refer to the applicable agreement for further details. Info: Processing started: Tue Nov 12 15:59:06 2019
Info: Command: quartus_pgm -m jtag -c 1 -o p;Flik_sfl.sof

- 6. This procedure will first erase flash and then program it. It may take a few minutes.
- 7. After the program is complete, please power cycling the FLIK (Power off the FLIK first, then reopen the FLIK). Then reboot your system. Thus, the FLIK can restore to factory status for using.



## **Additional Information**

Here are the addresses where you can get help if you encounter problems:

#### Terasic Technologies

9F., No.176, Sec.2, Gongdao 5<sup>th</sup> Rd, East Dist, HsinChu City, Taiwan, 30070 Email: <u>support@terasic.com</u> Web: <u>www.terasic.com</u> FLIK Web: flik.terasic.com

#### Revision History

Date	Version	Changes
2019.09	First publication	
2020.01	V1.1	Modify chapter 6
2020.03	V1.2	Change cover picture
2020.03	V1.2.1	Modify FLIK case picture

