

The Leader in High Temperature Semiconductor Solutions

Version: 1.10

3-Phase 1200V/340A SiC MOSFET Intelligent Power Module CXT-PLA3SA12340A-Preliminary Datasheet

General description

CXT-PLA3SA12340A is a 3-phase 1200V/340A SiC MOSFET Intelligent Power Module integrating the power switches and the gate driver based on CIS-SOID HADES2® chipset.

With its <u>pin fin baseplate</u>, this module addresses high power density water cooled converters offering a SiC power module designed for operation at high junction temperature (up to 175°C). This solution gives access to the full benefits of SiC technology

to achieve high power density thanks to low switching losses and high temperature operation.

The integration of the gate driver together with the power module give direct access to a fully validated and optimized solution in terms of switching speed and losses, robustness againt dl/dt and dV/dt and protection of the power stages (Desat, UVLO, AMC, SSD).





Key Features

- VDS breakdown voltage: 1200V
- Low R_{DSON}¹: typ 4.19mΩ
- Max Continuous current:
 - 340A typ. @ Tf=25°C
 - 260A typ. @ Tf=90°C
- Thermal resistance (J2C):
 - 0.167 °C/W typ.
- Max 175°C operating junction temperature (power devices)
- Switching Energy@ 600V/300A:
 - Eon: 7.48 mJ
 - Eoff: 7.39 mJ
- Switching frequency: 50kHz² Max
- Isolation (baseplate power pins):
 - 3600VAC @50Hz (1min)
- Common mode transient immunity:
 - $>50kV/\mu s$
- Dimensions:
 - 104(W) x 154(L) X 34(H) (all in mm)
- Weight: 590g

- Single power supply (VCC):
 - +12V to +18V
- Max 125°C operating ambient temperature (gate driver)
- Isolation (primary secondary):
 - 3600VAC @50Hz (1min)
- Parasitic capacitance:
 - typ 11pF per phase
- PWM input signal
 - 5V Schmitt trigger input
 - Active-High (Active-Low as an option)
- · Open-drain fault reporting:
 - per side (top or bottom)
 - per phase as an option
- Turn-On/Off delay: 180ns typ.
- Under voltage lockout (UVLO)
 - On VCC
 - On internally generated secondary supplies
- Desaturation protection
- Soft Shutdown turn-off (SSD)
- Negative gate drive (-3V)
- Active Miller Clamping (AMC)
- Gate-Source Short-circuit Protection

Ordering Information

Product Name	Ordering Reference	Marking
CXT-PLA3SA12340A	CXT-PLA3SA12340AA	CXT-PLA3SA12340AA

 PUBLIC
 22-Jun-22


 Doc. PDS-192038 V1.10
 WWW.CISSOID.COM
 2 of 22

¹ Package resistance excluded

With Gate driver temperature derating from 25KHz to 50KHz (see curve at page 17)




Block diagram





Pinout³



 $^{^{\}rm 3}$ "VDCU+, VDCV+, VDCW+", "VDCU-, VDCV-, VDCW-" are not connected to each other internally



Pinout (cnt'd)

Interface	Pin	Pin name	Description
		VDCU+	U Phase positive power supply
		VDCU-	U Phase negative power supply
		VDCV+	V Phase positive power supply
		VDCV-	V Phase negative power supply
POWER	POWER	VDCW+	W Phase positive power supply
		VDCW-	W Phase negative power supply
		U	Half-Bridge output U
	V	Half-Bridge output V	
		W	Half-Bridge output W

	Pin 1	PWM-UT	PWM input high-side phase U
	Pin 2	PWM-UB	PWM input low-side phase U
	Pin 3	TEMP-U	Phase U temperature measurement
	PIII 3	I EIVIP-U	output
	Pin 4	RSTN	Reset signal (active low); while low,
		KOIN	forces all PWM to inactive state
	Pin 5	PWM-VT	PWM input high-side phase V
	Pin 6	VDCM	DC BUS voltage monitoring output
Pin 7		PWM-VB	PWM input low-side phase V
	Pin 8	GND	Gate driver negative power supply
	Pin 9	FLT-T-V	Phase V fault output or 3 phase
	Pin 9	LL1-1-V	high-side (=top) fault output
	Pin 10	GND	Gate driver negative power supply
CONTROL	Pin 11	FLT-B-U	Phase U fault output or 3 phase low-
	riii i i	rli-b-U	side (=bottom) fault output
	Pin 12	VCC	Gate driver positive power supply
	Pin 13	TEMP-V	Phase V temperature measurement
	FIII 13	I EIVIP-V	output
	Pin 14	VCC	Gate driver positive power supply
	Pin 15		
	Pin 16	GND	Gate driver negative power supply
	Pin 17	FLT-W	Phase W fault output (not used in
	FIII 17	FLI-VV	case of fault reporting per side)
	Pin 18	TEMP-W	Phase W temperature measurement
	FIII 10	I EIVIP-VV	output
	Pin 19	PWM-WT	PWM input high-side phase W
	Pin 20	PWM-WB	PWM input low-side phase W



Max Absolute Ratings

"SiC Power MOSFET's"

Parameter	Symbol	Condition	Value	Unit
Danie Course Maltana	.,	T _i =25°C	1200	V
Drain – Source Voltage	V _{DS}	T _i =175°C	1200	V
MOSFET Continuous Drain Cur-		V _{GS} =15V, T _C =25°C, Tj<175°C	340	Α
rent	ID	V _{GS} =15V,T _C =90°C, Tj<175°C	260	Α
Pulsed Drain Current	I _{Dpulse}	pulse width t _p limited by T _{jmax}	720	Α
Junction temperature	Tj		175°C	°C
Case and Storage temperatures	T _C ,T _{STG}		-40°C to 150°C	°C
Stray Inductance	L _{Stray}	Between VDCX+ and VDCX-	12.5	nΗ
Dankaga rasistanas @ 25°C4		Between VDCX+ and phase output	0.7	mΩ
Package resistance @ 25°C ⁴		Between VDCX- and phase output	0.7	mΩ
Clearance distance		From VDCX+ to VDCX-	5.6	mm
		From U,V,W to Baseplate	12	mm
		From VDCX+,VDCX- to Baseplate	12.5	mm
		From Gate driver HS,LS to Primary	6	mm
		From Gate driver Primary to U,V,W	7.63	mm
		From Gate driver HS,LS to VDCX+,VDCX-	7.93	mm
Creepage distance		From VDCX+ to VDCX-	5.6	mm
· -		From U,V,W to Baseplate	12	mm
		From VDCX+,VDCX- to Baseplate	12.5	mm
		From Gate driver HS,LS to Primary	6	mm
		From Gate driver Primary to U,V,W	>15	mm
		From Gate driver HS,LS to VDCX+,VDCX-	>15	mm
CTI-Comparative Tracking Index		Power module	min 175	
·	M _P	Terminals VDCX+, VDCX-, U,V,W	4	N-m
Mounting Torque	Мвр	Baseplate	2	N-m
Weight	g		590	g

_

 PUBLIC
 22-Jun-22

 Doc. PDS-192038 V1.10
 www.cissoib.com
 6 of 22

 $^{^4}$ Package resistance temperature coefficient: 0.39%/°C



Max Absolute Ratings

"Gate Driver"

Parameter	Min.	Max.	Units
VCC-GND	-0.5	18	V
PWM-XT/PWM-XB/RSTN wrt GND	-0.5V	5.5	V
FLT-B-U/ FLT-T-V/FLT-W wrt GND	-0.5V	18	V
CTI-Comparative Tracking Index	175		
Junction Temperature		175	°C
Storage and Operating Temperature	-40	125	°C
ESD Rating (Human Body Model)	1.5		kV
between VCC/GND/PWM-XT/PWM-XB/RSTN/FLT-X pins ⁵			

Isolation

Parameter	Condition	Min.	Тур.	Max.	Units
VDCX+/VDCX-/U/V/W wrt to VCC/GND/PWM- XT/PWM-XB/FLT-X	AC @50Hz (for 1mn)		3600		V
Any of "VDCX+/VDCX- /U/V/W/VCC/GND/PWM- XT/PWM-XB/FLT-X wrt to baseplate	@ 1000VDC		>1		GΩ
Parasitic capacitance	Between high-side and primary (per phase)		11		pF

DC Bus Voltage Monitoring⁶

Parameter	Symbol	Condition	Тур	Unit
DC BUS voltage monitoring output	VDCM		0.0033*Diff(VDCV+,VDCU-)	V
Isolation between VDCM and VDCV+/VDCU-		1200VDC; 175°C	>40	ΜΩ

Temperature Monitoring

Parameter	Symbol	Condition	Тур	Unit
Temperature monitoring output	TEMP-U TEMP-V TEMP-W		NTC _{R (Ohm)} *5/(NTC _{R (Ohm)} +1500)	V
NTC resistance	NTC _R	T _{NTC} =25°C	5000	Ω
NTC isolation wrt power device terminals ⁷		1200VDC; 175°C	>10	GΩ

Steinhart-Hart Coefficients for NTC_R versus Temperature computation:

 $1/(T_{NTC}-273.15) = A+B*In(R)+C*In^3(R)$

	Α	В	С
T _{NTC} < (273.15+25)K	9.931*10 ⁻⁴	2.658*10 ⁻⁴	1.563*10 ⁻⁷
T _{NTC} > (273.15+25)K	9.923*10 ⁻⁴	2.664*10 ⁻⁴	1.496*10 ⁻⁷

 PUBLIC
 22-Jun-22

 Doc. PDS-192038 V1.10
 WWW.CISSOID.COM
 7 of 22

 $^{^5}$ Because of functional isolation requirement between «VDCX+/VDCX-/U/V/W» and « VCC/GND/PWM-XT/PWM-XB/FLT-X » pins, no ESD performance can be guaranteed between those 2 pin groups.

⁶ There is no galvanic isolation on this measurement but monitored voltage goes through four 10 MOhms resistors (respecting 7.1mm creepage over the resistor chain); at 1200V, there is a max current of 30μA

⁷ Isolation is provided by the gel inside the power module



Electrical Characteristics "Power module"

Unless otherwise stated: (VCC-GND)=15V, $\underline{T_C=25^{\circ}C}$. **Bold underlined** values indicate values over the whole temperature range (-40°C < T_J < +175°C).

"SiC Power MOSFET's"

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Throshold voltage	Vтн	$T_j=25$ °C; $I_{DS}=0.02A$; $V_{DS}=V_{GS}$	1.8	2.2	3.5	V
Threshold voltage	VIH	$T_j=175$ °C; $I_{DS}=0.02A$; $V_{DS}=V_{GS}$		1.66		V
Drain cut-off current	I _{DSS}	$V_{GS} = -3V$, $V_{DS} = 1200V$, $T_{j} = 25$ °C		1		μΑ
Drain cut-on current	IDSS	$V_{GS} = -3V$, $V_{DS} = 1200V$, $T_j = 175$ °C		50		μA
Static drain-to-source re-	Dno	$V_{GS} = 15V$, $ID = 300A$, $T_j = 25$ °C		4.19	5.15	mΩ
sistance ⁸	R _{DSon}	V _{GS} =15V, ID=300A, T _j =175°C		7.64		mΩ
Breakdown drain-to-source voltage (DC characterization)	V _{BRDS}	V_{GS} =-3V; I_{DS} = 500 μA	1200			V
Input capacitance	Ciss	$V_{GS} = 0V_{DC}$, $V_{DS} = 600V_{DC}$		24		nF
Output capacitance	Coss	f = 100 kHz		1		nF
Feedback capacitance	C _{RSS}	$V_{AC} = 25mV$		55		рF
Turn-on delay time	T _{d(ON)}			65		ns
Rise time	Tr			96		ns
Turn-off delay time	T _{d(OFF)}	V _{DS} =600V; V _{GS} = -3/15V;		190		ns
Fall time	T _f	$I_{DS} = 300A$; $L = 50\mu H$		38		ns
Turn-On Switching Energy	Eon			7.48		mJ
Turn-Off Switching Energy	Eoff			7.39		mJ
Gate to Source Charge	Q_{GS}	Ti=25°C :V _{DS} = 600V;		218		nC
Gate to Drain Charge	Q_{GD}	I _{DS} = 300A; V _{GS} = -3/15V		213		nC
Total Gate Charge	Q_G	105 - 300A, VGS = -3/13V		682		nC
Short-circuit protection threshold	IsCth	T _{J=} 25°C		888		Α
Short-circuit protection threshold	isoth	T _{J=} 175°C		513		Α
Maximum short-circuit duration	tsc			2		μs

"SiC Reverse Diode"

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Diodo Forward Voltago	VF	$T_j=25$ °C; $I_{SD} = 300A$; $V_{GS} = -3V$		5.18		V
Diode Forward Voltage	VF	$T_j=175$ °C; $I_{SD}=300A$; $V_{GS}=-3V$		4.55		V
Continuous Diode Forward Current	I _{SD,DC}	V _{GS} =-3V, T _f =25°C, Tj<175°C		200		Α
Diode Pulse Current	I _{SD,}	V _{GS} =-3V,		720		Α
blode i dise Carrelli	Pulse	pulse width tp limited by Tjmax		720		7
Reverse Recovery Time	t _{RR}			28		ns
Reverse Recovery Charge	Q_{RR}	$V_{DS}=600V$; $V_{GS}=-3V$; $I_{SD}=300A$		1.43		μC
Peak Reverse Recovery Current	I_{RR}	Tj=25°C;L = 50µH; dl/dt= 9A/ns	·	79		Α
Reverse Recovery Energy	E _{RR}			0.27		mJ

Thermal Characteristics

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Junction-to-Fluid Thermal resistance9	Θ_{JF}	Each switch position		0.209		°C/W
Junction-to-Case Thermal resistance	Θ _{JC}	Each switch position		0.167		°C/W
Operating Junction Temperature					<u>175</u>	°C

_

 PUBLIC
 22-Jun-22

 Doc. PDS-192038 V1.10
 www.cissoib.com
 8 of 22

⁸ R_{DSon} does not include package resistance; see section Max Absolute Ratings for information about package resistance

⁹ Measurement conditions: Flow rate: 10l/min; 50% ethylene glycol, 50% water, 75°C inflow temperature. Reference cooler design available upon request.



Electrical Characteristics "Gate Driver"

Unless otherwise stated: (VCC-GND)=15V, $\underline{T_C=25^{\circ}C}$. **Bold underlined** values indicate values over the whole temperature range (-40°C < T_J < +175°C).

Parameter	Condition	Min	Тур	Max	Units
Gate driver power supply					
VCC		12	15	18	V
	0 kHz PWM; VCC=15V		163		mA
<u>'</u>	25 kHz PWM; VCC=15V; VDCX+ = 0V		341		mA
I _{vcc}	25 kHz PWM; VCC=15V; VDCX+ = 600V;		402		mA
PWM-XL/PWM-XH/RSTN inputs					
V _{IH}			3.5		V
V _{IL}			1.6		V
Hysteresis	Applies to PWM-XB/PWM-XT/RSTN		1.9		V
Pull-down impedance (PWM-XB/PWM-XT)/ pull-up impedance (RSTN)			2		kΩ
FLT-X open drain outputs					
On resistance				25	Ω
Voltage on FLT-X				18	V
Internal pull-up resistance	Connected between FLT-X and VCC		10		kΩ
Minimum external pull-up resistance			300		Ω
Output Fall Time (90% to 10%)	On 50 pF external capacitance External pull-up: 300 Ohm to VCC		36		ns
Non-overlap delay (NOV_D)					
Non Overlap delay HIGH => LOW	In Local Mode (JP1="ON")		400		ns
Non Overlap delay LOW => HIGH	Measured at power switch gate		350		ns
PWM data path					
PWM frequency ¹⁰				<u>50</u>	kHz
Duty cycle		0		100	%
Anti-glitch filter window			500		ns
Propagation delay (PWM-XB/PWM-XT	Direct Mode; excluding anti-glitch filter		180		ns
→U/V/W) (50% to 10%)	delay				
	delay Local Mode; excluding anti-glitch filter delay		600		ns
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time	Local Mode; excluding anti-glitch filter				ns
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary	Local Mode; excluding anti-glitch filter				ns ms
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults)	Local Mode; excluding anti-glitch filter	-30	600	+25	ms
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation	Local Mode; excluding anti-glitch filter delay	-30	600	+25	
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_	Local Mode; excluding anti-glitch filter delay	-30	600	+25	ms %
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold	Local Mode; excluding anti-glitch filter delay	-30	600 14 9.75	+25	ms
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold UVLO_P Low Threshold	Local Mode; excluding anti-glitch filter delay	-30	600 14 9.75 8.2	+25	ms % V
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold UVLO_P Low Threshold Delay from UVLO_P detection to FLT-X @ fault level	Local Mode; excluding anti-glitch filter delay P)	-30	600 14 9.75	+25	ms %
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold UVLO_P Low Threshold Delay from UVLO_P detection to FLT-X @ fault level Under-voltage Lockout on secondaries	Local Mode; excluding anti-glitch filter delay P)	-30	9.75 8.2 200	+25	ms % V
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold UVLO_P Low Threshold Delay from UVLO_P detection to FLT-X @ fault level Under-voltage Lockout on secondaries UVLO_S High Threshold	Local Mode; excluding anti-glitch filter delay P)	-30	9.75 8.2 200	+25	ms %
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold UVLO_P Low Threshold Delay from UVLO_P detection to FLT-X @ fault level Under-voltage Lockout on secondaries UVLO_S High Threshold UVLO_S Low Threshold	Local Mode; excluding anti-glitch filter delay P)	-30	9.75 8.2 200	+25	ms % V V
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold UVLO_P Low Threshold Delay from UVLO_P detection to FLT-X @ fault level Under-voltage Lockout on secondaries UVLO_S High Threshold UVLO_S Low Threshold Delay from UVLO_S detection to FLT-X	Local Mode; excluding anti-glitch filter delay P)	-30	9.75 8.2 200	+25	ms %
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold UVLO_P Low Threshold Delay from UVLO_P detection to FLT-X @ fault level UNLO_S High Threshold UVLO_S Low Threshold UVLO_S Low Threshold Delay from UVLO_S detection to FLT-X @ fault level	Local Mode; excluding anti-glitch filter delay P) gate driver supplies(UVLO_S)	-30	9.75 8.2 200	+25	ms % V V ns V
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold UVLO_P Low Threshold Delay from UVLO_P detection to FLT-X @ fault level Under-voltage Lockout on secondaries UVLO_S High Threshold UVLO_S Low Threshold UVLO_S Low Threshold Delay from UVLO_S detection to FLT-X @ fault level Desaturation detection (DESAT_H, DES	Local Mode; excluding anti-glitch filter delay P) gate driver supplies(UVLO_S) AT_L)	-30	9.75 8.2 200 16.8 15.5 600	+25	ms % V V ns
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold UVLO_P Low Threshold Delay from UVLO_P detection to FLT-X @ fault level Under-voltage Lockout on secondaries UVLO_S High Threshold UVLO_S Low Threshold UVLO_S Low Threshold Delay from UVLO_S detection to FLT-X @ fault level Desaturation detection (DESAT_H, DESDesaturation Threshold	Local Mode; excluding anti-glitch filter delay P) gate driver supplies(UVLO_S)	-30	9.75 8.2 200	+25	ms % V V ns V
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold UVLO_P Low Threshold Delay from UVLO_P detection to FLT-X @ fault level Under-voltage Lockout on secondaries UVLO_S High Threshold UVLO_S Low Threshold UVLO_S Low Threshold Delay from UVLO_S detection to FLT-X @ fault level Desaturation detection (DESAT_H, DES	Local Mode; excluding anti-glitch filter delay P) gate driver supplies(UVLO_S) AT_L)	-30	9.75 8.2 200 16.8 15.5 600	+25	ms % V V ns V V
→U/V/W) (50% to 10%) Propagation delay (PWM-XB/PWM-XT → U/V/W) (50% to 10%) Fault latching time Timer value (Primary or Secondary faults) Timer variation Under-voltage Lockout on VCC (UVLO_UVLO_P High Threshold UVLO_P How Threshold Delay from UVLO_P detection to FLT-X @ fault level Under-voltage Lockout on secondaries UVLO_S High Threshold UVLO_S Low Threshold Delay from UVLO_S detection to FLT-X @ fault level Desaturation detection (DESAT_H, DES. Desaturation Blanking time Delay from	Local Mode; excluding anti-glitch filter delay P) gate driver supplies(UVLO_S) AT_L)	-30	9.75 8.2 200 16.8 15.5 600	+25	ms % V V ns V us

¹⁰ Please refer to section

Gate driver temperature derating for operation above 25kHz (page 17)

 PUBLIC
 22-Jun-22

 Doc. PDS-192038 V1.10
 WWW.CISSOID.COM
 9 of 22



 PUBLIC
 22-Jun-22

 Doc. PDS-192038 V1.10
 www.cissoib.com
 10 of 22



Typical performances (per switch)




Figure 1: Drain current vs V_{DS} (V_{GS} =15V, $t_p < 200 \mu s$)¹¹




Figure 3: Normalized on-state drain source resistance (I_{DS} =300A, V_{GS} =15V, t_p < 200 μ s)¹¹




Figure 5: 3rd quadrant characteristics $(V_{GS}=15V, t_p < 200 \mu s)^{11}$




Figure 2: On-state drain source resistance vs. Drain current $(V_{GS} = 15V, t_p < 200\mu s)^{11}$




Figure 4: Drain current vs V_{GS} voltage $(V_{DS}=20V, t_p < 200\mu s)$




Figure 6: 3rd quadrant characteristics $(V_{GS}=-3V, t_p < 200\mu s)^{11}$

PUBLIC Doc. PDS-192038 V1.10

¹¹ Package resistance excluded



Typical performances (per switch) (cnt'd)





Figure 7: Typical capacitances vs V_{DS} (T_j=25°C; f = 100 kHz, V_{AC} =25mV)

Figure (T_j=25

Figure 8: Typical capacitances vs V_{DS} ($T_{j=25}^{\circ}$ C; f = 100 kHz, V_{AC} =25mV)







Figure 9: Threshold vs temp (I_{DS}=20mA; V_{GS}=V_{DS})

Figure 10: Switching Energy







Figure 11: Reverse Recovery Energy

Figure 12: Max dV/dt vs Drain current






Figure 13: Max Turn-off dl/dt vs Drain current

Figure 14: Switching energy computation

 PUBLIC
 22-Jun-22

 Doc. PDS-192038 V1.10
 WWW.CISSOID.COM
 12 of 22



Typical performances (per switch) (cnt'd)




Figure 15: MOSFET Junction to Case Thermal Impedance




Figure 17: Reverse Bias Safe Operating Area (RBSOA)




Figure 19: Maximum Power Dissipation Derating vs Case temperature




Figure 16: Forward Bias Safe Operating Area (FBSOA)




Figure 18: Continuous Drain Current Derating vs Case temperature




Figure 20: Typical Output Current Capability vs Switching Frequency (Inverter Application)

 PUBLIC
 22-Jun-22

 Doc. PDS-192038 V1.10
 WWW.CISSOID.COM
 13 of 22



Gate Driver Circuit Functionality

Description

Main features of the CXT-PLA3SA12340A gate driver are:

- Isolated data transmission (robust to high dV/dt) (data and fault) on both high and low side channels
- Adjustable fault timer with automatic restart
- Safe start-up sequence through monitoring of the main supply (UVLO) and of the voltage regulators output (through Power-Good function)
- Permanent and programmable Under-Voltage Lockout (UVLO) monitoring on external and internally generated power switch supplies
- Desaturation detection function with programmable blanking time and threshold protecting power switches in case of abnormal current levels
- Soft-Shutdown transistor and control performing power device graceful shutdown in case of fault and so preventing too high dl/dt in the power stage
- Flyback DC-DC converter (one per phase) with cycle-by-cycle current limit for short circuit protection
- High-precision (typ 3%) high-level gate voltage generation
- Single-ended Schmitt-trigger PWM inputs
- Open-drain low-ohmic (typ. 25Ω) fault output
- Support of 2 separate incoming PWM channels and of locally generated nonoverlapped PWM signals (per phase) (configuration via jumper)
- Configurable 500ns (typ) spike filter on incoming PWM signal for enhanced noise robustness
- Anti-overlap protection on incoming PWM signals
- Gate-2-Source short-circuit protection
- Support of 100% duty-cycle PWM
- Very low parasitic capacitance between secondaries and primary

Under-Voltage Lockout (UVLO)

CXT-PLA3SA12340A gate driver board monitors constantly:

- VCC power supply
- High-side secondary supplies (typ +15V/-3V)
- Low-side secondary supplies (typ +15V/-3V)

At primary side, the monitored power supply is "VCC-GND"; to avoid oscillation when (VCC-GND) is close to the UVLO threshold, a hysteresis is implemented.

At each secondary side, the monitored power supply is "VDD_L-VSS_L"/ "VDD_H-VSS_H"; to avoid oscillation when (VDD_x-VSS_x) is close to the UVLO threshold, a hysteresis is implemented.

Refer to the chapter Fault Management for details about fault behavior and management.

On-board power supplies

The on-board isolated power supply (per phase) is a regulated flyback DC-DC converter providing both high-side and low-side channels with the positive and negative supply voltages required to drive the power FETs. It offers high voltage isolation between the channels, high dV/dt sustainability and very low parasitic capacitance. Cycle-by-cycle current monitoring at primary side is implemented to protect the board against short-circuit.

High accuracy (typ 3%) is achieved on all secondary positive supplies.



Interface towards controller

PWM inputs

PWM-XB and PWM-XT input interface is based on 5V Schmitt-Trigger input receivers and is Active High. Active Low is available as an option.

CXT-PLA3SA12340A gate driver board implements 2 protection functions on the PWM data paths:

 Anti-glitch: any negative or positive glitch on PWM-XB/PMW-XT signals smaller than a programmed value is ignored by the board; this is increasing immunity of incoming signals against external noise; the PWM signals are delayed by the corresponding anti-glitch time

$$t_{MINPW}$$
 (ns)= 1* [C_{GLIx} (pF)]

 Anti-overlap: this circuit prevents PWM-XB and PMWH from being active at the same time.

FAULT outputs

The output buffers operate as an opendrain driver with a very low Ron resistance (typ. 25Ω), enabling the use of low value pull-up resistance for increased noise immunity.

An on-board 10k pull-up resistance (connected to internal 5V supply) is present on each fault output to ease initial testing. By default, there is one fault output per side [top/bottom] (one fault per phase is available as an option¹²).

Isolated data transmission

CXT-PLA3SA12340A gate driver board uses integrated digital isolators. Those devices provide isolation, immunity against high dV/dt and low parasitic capacitance. In case no power supply is present at the secondary side, a fault is generated at the primary side.

Desaturation detection

The purpose of the desaturation function is to detect that the voltage at the drain of the power switch, in "ON" state, is higher than a given threshold. This informs the logic part of the system about possible damage of the power arm (e.g. a short circuit at the arm level leading to an overcurrent in the power switch).

The sensing of the power device drain voltage is performed through a high voltage sensing diode whom cathode is connected to the power switch drain and whom anode is connected to a current source (typ 2mA) and a sensing circuit.

The desaturation threshold (voltage on transistor VDS) is configured by on-board resistors and can be tuned according to the table below.

Rdesat	Desat threshold (V)		
value	25°C	125°C	
0ΚΩ	1.18	1.47	
5ΚΩ	2.6	2.87	
10ΚΩ	4.01	4.27	
12KΩ (default)	4.6	4.83	
15ΚΩ	5.42	5.66	
20ΚΩ	6.84	7.06	

At system level, the de-saturation detection should only be taken into account after a defined time following the low-to-high transition on the power device gate. This "blanking" time tdesat_D is implemented and adjusted by an on-board capacitor Cdesatd (68pF installed) and can be calculated as follows:

$$t_{DESATD}$$
 (ns)= 14* [C_{DESATD} (pF) + 7]

If after t_{DESAT_D} time, the DESAT comparator output indicates that the transistor VDS level is higher than the programmed threshold value, an internal DESAT fault is generated. Refer to the chapter Fault Management for details about fault behavior and management.

When the desaturation fault is detected, the power module gate is gracefully discharged thanks to the Soft-Shutdown circuit to avoid high dl/dt at power module turn-off

PUBLIC **22-Jun-22**Doc. PDS-192038 V1.10 **WWW.CISSOID.COM** 15 of 22

¹² Contact CISSOID if you require this option



Active Miller Clamping

In case of high positive dV/dt and despite the negative drive of the power module gate, a parasitic turn-on of the gate could take place, inducing shoot-through current on the power arm.

To prevent this, CXT-PLA3SA12340A gate driver board implements an Active Miller Clamping function by bypassing the gate resistance with a low ohmic path (implemented with a transistor) when the gate is driven negative.

This transistor also helps to limit the amplitude of negative kick on the power module gate in case of negative dV/dt.

Fault Management

Fault management is taking place on each phase independently.

At <u>primary side</u>, fault is generated by any of those situations:

- Main power supply (VCC) is below the UVLO threshold
- Primary linear voltage regulator (generating the 5V output required by the on-board logic) is below the internal Power Good level

Those faults are internally combined to generate a unique fault signal. This internal primary fault signal is latched for 14msec.

While the fault is latched:

- Both FLT-X pins are tied to "0"
- Both power switches are turned off
- On board DC-DC Converter is off

After the predefined latch time period, the phase controller will attempt to return to normal operation:

- If the fault is still present, the phase will stay in the fault state till the fault disappears
- If the fault disappeared (e.g. temporary UVLO situation), the phase will go out of FAULT state and return to normal operation (DC-DC converter turned on and data paths active); still, on the PWM path, transition to normal operation will happen on the next positive edge of the incoming PWM signal.

The primary fault state is combined with the faults returned by the secondary devices according to Table 1.

At <u>each of the secondary side</u>, fault is generated by any of those situations:

- Power supply is below the UVLO threshold
- Secondary voltage regulator (5V) output voltage is below the Power-Good threshold
- Desaturation situation is detected by the DESAT comparator

Those faults are internally combined to generate a unique fault signal. This internal fault signal is latched for 14msec.

While the fault is latched, the gate driver is turned off. At the transition between "no fault" and "fault" situation, the gate driver circuit is gracefully shut down.

After the predefined latch time period, the gate driver circuit returns to normal operation:

- If the fault is still present, the gate driver is kept turned off till the fault disappears
- If the fault disappeared (e.g. temporary UVLO situation), normal operation will resume on the next positive edge of incoming PWM signal

Prim fault	Low- side fault	High- side fault	FLT-B-U (Bottom)	FLT-T-V (Top)
No	No	No	High-Z (pulled up)	High-Z (pulled up)
No	Yes	No	Pulled down	High-Z (pulled up)
No	No	Yes	High-Z (pulled up)	Pulled down
No	Yes	Yes	Pulled down	Pulled down
Yes	Yes or No	Yes or No	Pulled down	Pulled down

Table 1: FAULT aggregation table (Default option:reporting per side)

-			
Prim	Low-side	High-side	FLT-X
fault	fault	fault	
No	No	No	High-Z (pulled up)
No	Yes	No	Pulled down
No	No	Yes	Pulled down
No	Yes	Yes	Pulled down
Yes	Yes or No	Yes or No	Pulled down

Table 2: FAULT aggregation table (reporting per phase option)

 PUBLIC
 22-Jun-22

 Doc. PDS-192038 V1.10
 www.cissoid.com
 16 of 22



RSTN (Reset) behaviour

While in Low-State, pin RSTN forces all PWM input signals to "0", turning off all SiC MOSFET gates in Direct mode and turning off the High-Side SiC MOSFET and keeping Low-Side SiC MOSFET on in Local Mode

Protections

CXT-PLA3SA12340A gate driver is protected on each channel against:

- Gate overvoltage
- Gate undervoltage
- Gate-source permanent short-circuit

Non-Overlap Generation

CXT-PLA3SA12340A gate driver board offers 2 modes of operation:

- Direct Mode: PWM-XB and PWM-XT are generated independently outside CXT-PLA3SA12340A gate driver board. In this case, proper non overlapping must be generated externally.
- Local Mode: PWM-XB and PWM-XT are generated from one input signal (PWM-XT) and proper non overlapping timing is managed locally on each phase of CXT-PLA3SA12340A gate driver board (cfr Figure 21)




Figure 21: Local Mode operation

The choice between those 2 modes of operation is made via the 2 pin header jumper JP1 (located at primary side, one per phase):

JP1 ON: Local mode
 JP1 OFF: Direct mode



When in Local Mode, an on-board capacitance (Cnovd) defines the non-overlap delay according to following formula:

$$t_{NOV\ D}$$
 (ns)=5.5 * C_{NOVD} (pF)

Board power dissipation

Current consumption of the CXT-PLA3SA12340A gate driver board (VCC=15V; VDCX+=0V) can be computed as follows:

$$Iin = 167mA + 7 * Fs$$

Where:

- lin: Input current (in mA) (wrt to VCC = 15V)
- Fs: Switching frequency (in kHz)

The duty cycle of the PWM-XB/PWM-XT signals has almost no influence on the current consumption (assuming PWM-XB and PWM-XT duty cycles are complementary).

To stay within specifications of the internal secondary voltages, the maximum average lin current should be 1000 mA (for VCC =15V).



Temperature measurement

Temperature of each phase is measured using an NTC resistance mounted on the power module DBC.

The NTC resistance variation with respect to temperature is reported in Figure 22: NTC resistance vs tempand obeys to the formula provided in section Max Absolute Ratings.




Figure 22: NTC resistance vs temp

The NTC resistance value is converted into an analog voltage fed to the connector pins TEMP-U, TEMP-V, TEMP-W. Figure 23: TEMP-X voltage vs tempshows the relationship between TEMP-X voltage and NTC temperature.




Figure 23: TEMP-X voltage vs temp

Gate driver temperature derating

The CXT-PLA3SA12340A gate driver has been designed to operate at 125°C ambient upto 25kHz switching frequency. Above 25 kHz, a derating according to the graph below needs to be applied.




Figure 24: Gate driver temperature derating

Cooler circuit pressure drop

Cissoid offers a reference cooler kit (see dedicated Application Note¹³ on mounting and cooling recommendations) enabling fast prototying and validation by customers. The graph below reports the pressure drop in function of the cooling fluid flow rate (fluid temperature: 60°C, fluid: 50% ethylene glycol, 50% water




Figure 25: Pressure drop in cooling circuit

_

¹³ https://www.cissoid.com/download/private-documents/cxt-pla3sa-intelligent-power-module-mountingand-cooling-recommendations-application-note/



Timing Diagrams

Figure 26 illustrates the CXT-PLA3SA12340A gate driver board low-side driver dynamic behavior in normal operation and fault conditions.




Figure 26: Timing diagram CXT-PLA3SA12340A low-side gate driver behaviour

In Normal operation

On PWM-XB rising edge (1), rising edge is generated on G_LS (after propagation delay through CXT-PLA3SA12340A gate driver board).

After rising edge on G_LS, low-side power module is turned ON and midpoint node is going to "0" state (voltage equals to Ron * current flowing through the power device). D_LS node is also pulled down and after blanking time (tdesat_d), no desaturation fault is detected and FLT-X remains high.

On PWM-XB falling edge (2), falling edge is generated on G_LS (after propagation delay through CXT-PLA3SA12340A gate driver board)

After falling edge on G_LS, the low-side power device is turned OFF.

In DESAT fault situation

On PWM-XB rising edge (3), rising edge is generated on G_LS (after propagation delay through CXT-PLA3SA12340A gate driver board)

After rising edge on G_LS, low-side power module is turned ON; because of a desaturation fault, D_LS node does not reach its normal "0" level. Thanks to the DESAT comparator, CXT-PLA3SA12340A gate driver board detects this fault situation and turns off gracefully G_LS. Power device is turned off. FLT-X signal is pulled down. Fault is cleared after fault timer expiry.

 PUBLIC
 22-Jun-22

 Doc. PDS-192038 V1.10
 www.cissoid.com
 19 of 22



In UVLO fault situation

UVLO status is monitored inside the secondary devices (and inside primary device as well; for clarity, only secondary UVLO situation is described here). When UVLO comparator (5) detects an under-voltage situation, G_LS is gracefully shut down FLT-X signal is pulled down. Fault is cleared after fault timer expiry.

Glossary


Name	Description
D_HS	Drain of any high-side switch
S_HS	Source of any high-side
	switch
G_HS	Gate of any high-side switch
D_LS	Drain of any low-side switch
S_LS	Source of any low -side
	switch
G_LS	Gate of any low -side switch

 PUBLIC
 22-Jun-22


 Doc. PDS-192038 V1.10
 www.cissoib.com
 20 of 22



Mechanical drawing







Physical dimensions (mm)
Base plate material: AlSiC
Power pins finish: Ni
Gate driver control pins finish: Au

Gate driver control connector: Molex 87831-2020

Item	Recommended reference	Comments
Baseplate fixing screws	M4x10 ISO 7380-2 A2 TX	
DC Bus Power connector	M6x12 ISO 7380-2-A2-TX	Assumes min 0.7 mm DC
bolts		power connector thickness
Phase power connector	M6x12 ISO 7380-2-A2-TX	Assumes min 1.6 mm phase
bolts		connector thickness
Gate driver female counter	Molex 51110 SERIES	
connector board-2-cable		
Gate driver female counter	Molex 78787-2054(Tin) or	
connector board-2-board	79107-7009(Gold).	

Note: The product is delivered with a bag of 6 square M5 nuts. Those nuts are meant to replace the 6 square M6 nuts fitted into the power tabs for customers who bought from Advanced Conversion capacitance with part number 700A360,700A361,906A115, 906A116, 906A117.